Products & ServicesSee also:
Logic Adders - CD54HCT283 High Speed CMOS Logic 4-Bit Binary Full Adder with Fast Carry -- CD54HCT283F3ASupplier: Texas Instruments
Description: High Speed CMOS Logic 4-Bit Binary Full Adder with Fast Carry 16-CDIP -55 to 125
- Basic Adder Type: Full Adder
- Function: Binary Adder
- Supply Voltage: Other
- IC Package Type: Other
Supplier: IHS Product Design
Description: MICROCIRCUITS, DIGITAL, CMOS, POSITIVE LOGIC, FOUR-BIT FULL ADDER, MONOLITHIC SILICONShow More
Supplier: RS Components, Ltd.
Description: Texas Instruments Complex Function ICs from the 74HCT CMOS Logic Family includes Binary Adders, Magnitude & Identity Comparators, PLLs (Phase Locked Loop) and 4-to-7 BCD Decoder/Drivers. Inputs of the 74HCT family are 74LSTTL compatible, and the products use silicon gate CMOS technology to achieve
- Function: Decoders / Demultiplexers
- Input Lines: 1
- Output Lines: 16
- Package Type: PDIP
Supplier: RS Components, Ltd.
Description: Texas Instruments range of Complex Function products from the 74HC High Speed CMOS Logic Family includes Binary Adders, Magnitude & Identity Comparators, Parity Checkers, 7-segment LCD Latch/Decoder/Drivers and PLL (Phase Locked Loop) ICs. The 74HC Family use silicon gate CMOS technology to achieve
- Configuration: 8x1, Other
- Operating Ambient Temperature: -67 F
- Package Type: PDIP, Other
- Pin Count: 16
Supplier: Techwell, Inc.
Description: Applications Even and Odd-Parity Generators and Checkers Logical Comparators Adders/Subtractors General Logic Functions
- Gate Type: OR
Find Suppliers by Category Top
More Information Top
Performance analysis of low-power 1-bit CMOS full adder cells
The complementary CMOS logic adder (CPL) .
Sub-threshold logic circuit design using feedback equalization
Feedback equalization technique reduces the propagation delay of the 8-bit carry-lookahead adder CMOS logic whereas the setup time and tc−q delay of the conventional flip flop is smaller than the equalized flip flip.
Self-timed adder performance and area modeling
The standard ripple-carry adder implementation using static CMOS logic full adders is shown in figure 2 (a) and has a 2n gate delay while the ripple-carry adder built out of complex static CMOS gates is shown in figure 2 (b …
A new design of low power high speed hybrid CMOS full adder
The speed of dynamic CMOS logic style adder is higher.
High performance Complementary Pass transistor Logic full adder
A typical CMOS logic full adder circuit is designed shown in Fig. 1.
A low power, 100 MHz 12 × 18 + 30-b Multiplier-Accumulator operating in asynchronous and synchronous modes
All of them were compared in terms of speed and complexity to the well known CMOS logic full adder requiring 26 transistors.
The design of fast asynchronous adder structures and their implementation using DCVS logic
All of them have been compared to the well known CMOS logic full adder requiring 28 transistors.
Addition and multiplication scheme for energy-efficient DSP component
9 Static CMOS Logic Full adder can be implemented using static CMOS logic, made up of both P and NMOS trees.
CMOS logic circuits adder , partially depleted SOI technol.
A micropower low-voltage multiplier with reduced spurious switching
To reduce spurious switching in the Adder Block in a multiplier, reported designs include adders with output C MOS latches  (for a pipelined multiplier-accumu- lator), ECDL-based (Enabled/Disable CMOS Differential Logic ) adders , dynamic adders (DAs) with delayed-evalu- ation …
Low voltage CMOS full adder cells
CMOS pms logic adder cells: The conventional full adder con- sumes more power and uses 20 transistors .
A 36-bit balanced moduli MAC architecture
The chosen forward and reverse converters make the design further space efficient and the CMOS pass logic adder cells used contribute to a reduction in power consumption.
High performance current-mode differential logic
The 8-bit shifter/16-bit adder in CMOS logic needs 15/59 input inverters, 8/17 load inverters, while the CMDL version shifter needs 30/72 input inverters, 16/34 load inverters and 8/17 sense amps, which consume more than half of the total power.
A fast and area efficient complimentary pass-transistor logic carry-skip adder
It is compared with a two-level carry-skip adder using CMOS logic , and with a carry-lookhaed adder automatically generated with the ALLIANCE CAD tools.
Design of Ultra Lowpower Full Adder Using Modified Branch Based Logic Style
The disadvantage of implementing full adder using CMOS logic style is that the input capacitance driven by the input signal can be very high.