Products & ServicesSee also:
Supplier: Altera Corporation
Description: between two different I/O voltages (adjustable VCCIO on CPLD Bank 2) Interface to external functions or devices via four connectors Read and write to memories: 8-Kbit (Kb) user flash memory (UFM) available within 5M570Z CPLD I2C or SPI
- Category: Development Suite / Kit
- Function: Circuit Emulator
- Manufacturer: Altera
- Ports: USB
Description: control. Measure CPLD power (VCCINT and VCCIO). Bridge between two different I/O voltages (adjustable VCCIO on CPLD Bank 2). Interface to external functions or devices via four connectors. Read and write to memories. 8Kbit user Flash memory (UFM) available within the 5M570ZShow More
Supplier: ValueTronics International, Inc.
Description: , flexible triggering including I²C, SPI, LIN, CAN and USB Standard built-in floppy, RS-232 and parallel ports, FFT's The Keysight Agilent HP 54622D lets you trigger on and view the complex interactions among your signals on up to 18 channels simultaneously. The Keysight Agilent HP 54622D is
- Bandwidth: 100 MHz
- Number of Input Channels: 2 (# channels)
Description: FPGAs. â€¢ Xilinx Zynq-7000. â€¢ Xilinx CoolRunnerâ„¢/CoolRunner-II CPLDs. â€¢ Xilinx Platform Flash ISP configuration PROMs. â€¢ Selected third-party SPI PROMs. â€¢ Selected third-party BPI PROMs For Use With = JTAG-HS3, Xilinx ToolShow More
Description: Platform Cable USB II configures Xilinx FPGAs, programs Xilinx PROMs and CPLDs and directly programs third-party SPI Flash memory devices. Programs and configures all Xilinx devices:. XC18V00 ISP PROMs. Platform Flash XCF00S/XCF00P/XL PROMs. All UltraScale, 7 series, Virtex and SpartanShow More
Description: on pin 14 allows processor reset of Xilinx Zynq platform. â€¢ Xilinx FPGAs,â€¢ Xilinx Zynq-7000,â€¢ Xilinx CoolRunnerâ„¢/CoolRunner-II CPLDs,â€¢ Xilinx Platform Flash ISP configuration PROMs,â€¢ Selected third-party SPI PROMs,â€¢ Selected third-party BPI PROMs For Use With = JTAG-HS3,Show More
Supplier: Tradeport Electronics Group
Description: Unique 2+16 channel MSO model. 100 MHz. Patented high-definition display with superior horizontal resolution. 4 MB of MegaZoom deep memory mapped to 32 levels of intensity, 25 million vectors/sec. Powerful, flexible triggering including I²C, SPIShow More
Find Suppliers by Category Top
More Information Top
Design of Multi-channel PCI Data Acquisition System Based on the SOPC
CPLD SPI .
Automatic Control and Mechatronic Engineering II
As a result of SPI operating principle which is similar to 16 bit shift register, CPLD ’s SPI programs are compiled as a 16 bit shift register.
13th International Conference on Electrical Bioimpedance and the 8th Conference on Electrical Impedance Tomography
Additionally, the CPLD contains an SPI interface and a command interpreter, so different meas- urement strategies can be implemented and changed with a command.
Multielectrode system for transcranial stimulation and impedance imaging
The transceiver interfaces with the CPLD through 4 SPI connections via 3 ADUM2400 galvanic isolators, which conform to IEC-60601 requirements while providing 90Mb/s communication through each channel.
Time synchronization for marine controlled source electromagnetic recorder
The clock frequency the OCXO output is 32.768MHz, CPLD Divides it to 32768Hz clock and provides for RTC, MCU controls CPLD through the SPI interface and gets PPS_GPS and a synchronous PPS_OCXO, RTC provides the MCU with clock service through the …
Corelis Announces Multi-TAP JTAG Solution For Teradyne ICTs
• In-system programming of Flash and CPLD devices including direct SPI and I2C support .
Corelis Offers Advanced JTAG Solution For Teradyne ICTs
• In-system programming of Flash and CPLD devices including direct SPI and I²C support .
Bluehive - A Field-Programable Custom Computing Machine for Extreme-Scale Real-Time Neural Network Simulation
We use a small MAX II CPLD to multiplex the SPI signals between the DE4 boards and the DE2-115 programming board.
A code-less BIST processor for embedded test and in-system configuration of boards and systems
This method is not suitable to re-configure ot&r devices in-system such as CPLDs , I2C/ SPI EEProm etc.
Extreme efficiency power electronics
… Fig. 31 (a)) are calculated here by the DSP in dependence on the mains and output voltages and the average current value to be set (defined by the superposed output voltage controller) and passed on via the SPI interface to the CPLD .