-
Supplier: American Microsemiconductor, Inc.
Description: Parity Generators: 12-Bit
- Number of Bits: 12
- IC Package Type: DIP
- Logic Family: Emitter Coupled Logic (ECL)
-
Supplier: American Microsemiconductor, Inc.
Description: Parity Tree
- Number of Bits: 12
- Supply Voltage: Other
- IC Package Type: DIP
- Logic Family: Emitter Coupled Logic (ECL)
-
Supplier: American Microsemiconductor, Inc.
Description: Parity outpt
- Number of Bits: 8
- Supply Voltage: -4.5 V
- IC Package Type: Other
- Logic Family: Emitter Coupled Logic (ECL)
-
Supplier: Lansdale Semiconductor, Inc.
Description: The 10500/10100 series of emitter-coupled logic is the fastest logic technology available for practical use. A conventional planar process is used for the 10K ECL series with a density of about ten gates per mm2 and a delay of 2 ns per gate.
- Number of Bits: 12
- Supply Voltage: Other
- IC Package Type: DIP, Other
- Logic Family: Emitter Coupled Logic (ECL)
-
Supplier: American Microsemiconductor, Inc.
Description: Odd/Even
- Number of Bits: 8
- Supply Voltage: -4.5 V
- IC Package Type: DIP
- Logic Family: Emitter Coupled Logic (ECL)
-
Supplier: American Microsemiconductor, Inc.
Description: 8-Bit Compare
- Number of Bits: 8
- Supply Voltage: -4.5 V
- IC Package Type: DIP
- Logic Family: Emitter Coupled Logic (ECL)
Page:
1
Find Suppliers by Category Top
Parity Checkers and Generators
(22 Companies)
Logic Latches
(49 Companies)
Logic Analyzers
(76 Companies)
Logic Level Translators
(40 Companies)
Signal Generators
(368 Companies)
Engineering Web Search: Emitter-coupled Logic Parity Checker / Generator Top
-
Emitter Coupled Logic (ECL) Parity Checkers and Generators...
GlobalSpec Electronics > Datasheets > Parity Checkers and Generators > Emitter Coupled Logic (ECL)
-
Transistor-Transistor Logic (TTL) Parity Checkers and...
Emitter Coupled Logic (ECL) Standard CMOS / CMOS 4000
-
IEC 60617 - Graphical Symbols for Diagrams
Function diagram (including Logic-function diagrams, Equivalent-circuit diagrams, etc.) Diagram showing details of theoretical or ideal operation of
-
E<
A statically-linked version of the ext2 filesystem checker.
-
chet_tocci_electech_9|Memory Devices|Glossary
Active Logic Level ? Logic level at which a circuit is considered active.
-
BABEL: A Glossary of Computer Related Abbreviations and...
Aided Engineering CAEX Computer Aided Exploration CAG Column Address Generator CAI Computer Aided Instruction CAIRN Collaborative Advanced
-
32-bit Power Architecture? microcontroller for automotive...
Collection and Control Unit (FCCU) generation ? Redundancy Control and Checker Unit ? 3 FlexCAN interfaces (2.0B Active) with 32 (RCCU) on outputs of
-
SYLLABUS FOR 98-02 ECE BATCH FROM THIRD TO EIGTH SEMESTER 341....
UNIT II COMBINATIONAL LOGIC DESIGN: Logic gates - implementation of combinational logic functions encoders & decoders - multiplexers and
-
IEICE Transactions, Volume 88-C
Myun-Joo Park, Byungje Lee: Analysis and Design of Three Section Coupled Line Couplers.
-
smd transistor ab2 datasheet and application note, data sheet,...
Altera, Programmab Abstract: .. SMD package, 3.3V, low-voltage positive emitter coupled logic LVPECL output.
