Page: 1

Parts by Number Top

Part # Distributor Manufacturer Product Category Description
dsPIC33FJ128MC804 Microchip Technology, Inc. Microchip Technology, Inc. Not Provided via DMA: - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing). . Most peripherals support DMA. Timers/Capture/Compare/PWM: . Timer/Counters, up to five 16-bit timers: - Can pair up to make two 32-bit timers. - One timer runs as a Real-Time Clock...
dsPIC33FJ128MC802 Microchip Technology, Inc. Microchip Technology, Inc. Not Provided and sampling modes. . I2C ™ : - Full Multi-Master Slave mode support. - 7-bit and 10-bit addressing. - Bus collision detection and arbitration. - Integrated signal conditioning. - Slave address masking. . UART (up to two modules): - Interrupt on address bit detect. - Interrupt on UART error...
dsPIC33FJ64MC802 Microchip Technology, Inc. Microchip Technology, Inc. Not Provided and sampling modes. . I2C ™ : - Full Multi-Master Slave mode support. - 7-bit and 10-bit addressing. - Bus collision detection and arbitration. - Integrated signal conditioning. - Slave address masking. . UART (up to two modules): - Interrupt on address bit detect. - Interrupt on UART error...

Conduct Research Top

  • Error Correction Code in SoC FPGA-Based
    This paper examines the potential sources and implications of soft errors and a. method implemented by Altera Corporation and Micron Technology to make. embedded systems more resilient to these types of soft errors through error detection. and correction.
  • Error Correction Code in SoC FPGA-Based Memory Systems
    This paper examines the potential sources and implications of soft errors and a. method implemented by Altera Corporation and Micron Technology to make. embedded systems more resilient to these types of soft errors through error detection. and correction.
  • Code Design for Dependable Systems - Preface
    between error correction and error detection. An. error locating code will indicate where the errors lie but not the precise erroneous digit. positions. This type of codes is useful for identifying the faulty block, faulty package, or. faulty chip, and thus enables fault isolation and reconfiguration
  • Cyclic Redundancy Code (CRC)
    obtained when M is divided by G. INTRODUCTION CRC is one of the most versatile error checking EQUATION 1: algorithm used in various digital communication M = G * Q + R systems. CRC stands for Cyclic Redundancy Code Check or simply Cyclic Redundancy Check. M + R = GQ = M - R Since addition
  • Peter Cochrane
    an HDB3 line code [2]. In-service performance monitoring of digital transmission systems is most commonly assessed by line code or frame alignment errors. Network operators currently employ Bit Error Ratio (BER), Error Free Seconds (EFS), or CCITT recommendation G821 [3] metrics to assess and monitor
  • [Chapter 10] 10.7 Debugging<
    errors. But even with good error detection, it is often difficult to isolate the problem. The techniques for discovering the source of the problem are a modest few and are fairly obvious. Unfortunately, most awk implementations come with no debugging tools or extensions. There are two classes of problems
  • Model-based design for mechatronics systems
    interactions and external disturbances. With these challenges comes the need to run open-loop supervisory control for such operational requirements as startup and shutdown, personnel and equipment safety, and fault detection and remediation. Mechatronic-design methods today emphasize mechanical

More Information Top

Lock Indicates content that may require registration and/or purchase. Powered by IHS Goldfire