-
Supplier: Rochester Electronics, Inc.
Description: F/FAST SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, QCC20
- Counter Category: Synchronous
- Logic Family: TTL, FAST
- Counter Type: Other
- Counter Direction: UP
-
Supplier: Rochester Electronics, Inc.
Description: F/FAST SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CQCC20
- Counter Category: Synchronous
- Logic Family: TTL, FAST
- Counter Type: Other
- Counter Direction: UP
-
Supplier: Rochester Electronics, Inc.
Description: F/FAST SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDIP16
- Counter Category: Synchronous
- Logic Family: TTL, FAST
- Counter Type: Other
- Counter Direction: Bidirectional (UP/DOWN)
-
Supplier: Rochester Electronics, Inc.
Description: F/FAST SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDFP16
- Counter Category: Synchronous
- Logic Family: TTL, FAST
- Counter Type: Other
- Counter Direction: UP
-
Supplier: Rochester Electronics, Inc.
Description: F/FAST SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDFP16
- Counter Category: Synchronous
- Logic Family: TTL, FAST
- Counter Type: Other
- Counter Direction: Bidirectional (UP/DOWN)
-
Supplier: E2V Technologies (UK), Ltd.
Description: F/FAST SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDFP16
- Counter Category: Synchronous
- Logic Family: TTL, FAST
- Counter Type: Other
- Counter Direction: Bidirectional (UP/DOWN)
-
Description: Status: ACTIVE This synchronous, presettable counter features an internal carry look-ahead for application in high-speed counting designs. The SN74HC163 is a 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change
-
Supplier: Techwell, Inc.
Description: Synchronous Counter, featuring asynchronous reset and load ahead carry logic. The MR is an active low master reset. SPE is an active low Synchronous Parallel Enable which disables counting and allows data at the preset inputs (P0 - P3) to load the counter. CP is the positive edge clock. TC is the terminal
Find Suppliers by Category Top
Engineering Web Search: FAST Logic Synchronous Counter Top
-
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Data Sheet Features... ??? The industry???s first embedded programmable logic device (PLD) family, providing System-on-a-Programmable-Chip (SOPC)
-
APEX 20K Programmable Logic Device Family Data Sheet
2 Altera Corporation APEX 20K Programmable Logic Device Family Data Sheet Flexible clock management circuitry with up to four phase-locked loops
-
Gray code - Wikipedia, the free encyclopedia
If the output feeds into a sequential system (possibly via combinational logic) then the sequential system may store a false value.
-
Conway's Game of Life - Wikipedia, the free encyclopedia
game can also serve as a didactic analogy, used to convey the somewhat counter-intuitive notion that "design" and "organization" can spontaneously
-
SPARC JPS1 Implementation Supplement
Access, and Tag Read Registers 93 I/D TSB Extension Registers 97 I/D Synchronous Fault Status Registers (I-SFSR, D-SFSR) 97 MMU Bypass 104 TLB
-
Application Note: Virtex Series R Design Tips for HDL...
Virtex CLB Virtex Carry Logic The most relevant feature of the CLB is the dedicated carry logic to implement fast, efficient arithmetic functions.
- ATmega48/88/168
-
6430ES.fm
factory trimmed internal RC oscillator with 4 MHz Default Frequency for fast device startup ??? Slow Clock Internal RC oscillator as permanent clock
-
FPGA Libraries Manual
.................................................................... 14 Logic Gates
-
The Apache Tomcat 5.5 Servlet/JSP Container - Changelog
Arrange filter logic. (jfclere) 48613: Only attempt APR/native connector initialization if the Listener element has been specified in server.xml.
