Sites:

Welcome to GlobalSpec!
Find parts, products, suppliers, datasheets, and more for:

High Speed SerDes

Products & Services

See also: Categories | Featured Products | Technical Articles | Engineering Web Results
Page: 1

Find Suppliers by Category Top


Conduct Research Top

  • Estimating Clock Tree Jitter
    system-level margin to reliably meet the application jitter requirements. If this jitter. threshold is exceeded in high-speed SerDes applications, for example, it could have a detrimental impact on the. Bit-Error Rate (BER) of the associated high-speed communications link. By ensuring jitter design
  • Synchronizing clock sources for Agilent Pattern Generator 70841B
    . high-speed serial data and clock. test techniques, performance data. with the ATM standard's. signals. In turn, these signals are. and suggested layout. requirements serve the designer. converted to 8-bit parallel data by. recommendations for a 622 MBd. well. This reference design's. the SerDes IC
  • Taking Shelf Management to New Levels
    to achieve as close to 100% uptime as possible for High Availability systems, we need the functionality of a shelf manager. The various peripheral cards, power supplies (input voltage, output voltages and temperature), fan speed, airflow, and temperature need to be monitored and controlled closely. How can
  • MicroTCATM: Compact, Flexible, Economical Shelf Architecture for Telecom Systems (.pdf)
    . and supports all of the protocol options defined for AdvancedMC. provides high-speed connectivity for the AdvancedMC modules,. modules, including Gigabit Ethernet, RapidIO, and PCI Express. giving up to eight protocol independent 12.5 Gb/s SERDES based. The MicroTCA backplane provides an I2C-based
  • Design Criteria for Optimum Cooling and Shielding of Enclosures
    of challenges for the packaging engineer. In order to satisfy the demands of a given environment the engineer must consider: mechanical constraints, cooling requirements, EMI/RFI restrictions, shock/vibration, power distribution, cable management, system monitoring, high availability (HA), reliability
  • 622 MBd ATM/SONET/SDH PHY Reference Design Development
    it is converted into high-speed. serial data and clock signals. In turn, the signals are converted to 8-bit parallel data by the. SerDes IC. The 8-bit data is then passed onto the framer IC and processed. The framer. output 16-bit bus is looped-back into the framer, this data is passed back to the 8-bit
  • Advances in Radar Processing (.pdf)
    Processing. Introduction. High Performance, Low Power, Space Efficient. Processing. For the past few years, at GE we have seen multifunctional. It is always desirable to have as much processing power as. radar systems which need to perform much more sophisticated,. possible for today's multifunctional
  • The Evolution of Eurocard based Architecture from VMEbus to AdvancedTCA and Beyond
    . - Important considerations for Central Office applications. Eventually, the slot limitations of compactPCI and the bottlenecks to higher data transfer rates (a must for I/O intensive applications) posed by bus based architecture prompted the foray into high speed serial buses and Switched fabric

Engineering Web Search: High Speed SerDes Top