Products & Services
See also: Categories | Parts by Number | Technical Articles | Engineering Web Results-
Supplier: Mouser Electronics, Inc.
Description: Phase Locked Loops - PLL
- Features / Standards: RoHS Compliant
-
Supplier: ON Semiconductor L.L.C.
Description: PHASE LOCKED LOOP, PDIP16
- Bus Interface / Output Type: CMOS
- Package / Form Factor: DIP
- Features / Standards: RoHS Compliant
-
Description: Phase-Locked Loop-Based Multiplier by Four Input Frequency Range: 2.5 MHz to 45 MHz Output Frequency Range: 10 MHz to 180 MHz LVCMOS/LVTT I/O Compatible Low Jitter (Cycle-Cycle): ±120 ps Over the Range 75 MHz to 180 MHz Distributes One Clock Input to Two Banks of Four Outputs
- Package / Form Factor: Surface Mount Technology (SMT)
- Features / Standards: RoHS Compliant, Lead Free, Programmable
-
Supplier: Digi-Key Corporation
Description: IC PHASE-LOCKED LOOP LOPWR 8SOIC
- Bus Interface / Output Type: Other
- Package / Form Factor: Surface Mount Technology (SMT), SOIC, Other
- Features / Standards: RoHS Compliant, Lead Free
- Device Type: Clock Generator
-
Supplier: Lansdale Semiconductor, Inc.
Description: Motorola/Freescale - ECL PLL 12000 MECL PLL is a family of devices designed to perform phase-locked loop functions such as phase detectors, dividers, and oscillators, using the high speed characteristics of the MECL 10K process.
- Package / Form Factor: Surface Mount Technology (SMT)
-
Supplier: Wenzel Associates, Inc.
Description: Module that simplifies phase locking of low noise sources
-
Supplier: American Microsemiconductor, Inc.
Description: Tone Decoder;Output Power Vistor
- Package / Form Factor: DIP
-
Description: no input signal is applied to CLKIN. Unlike many products containing PLLs, the CDCVF2505 does not require an external RC network. The loop filter for the PLLs is included on-chip, minimizing component count, space, and cost. Qualified for Automotive Applications Phase-Locked Loop Clock Driver
-
Supplier: Silicon Labs
Description: range 62.5 to 1000 MHz Dual synthesizer and single synthesizer derivatives available Fully integrated VCOs Programmable loop filters
- Package / Form Factor: Surface Mount Technology (SMT)
- Features / Standards: RoHS Compliant, Lead Free, Programmable
-
Description: Abstract Comprehensive coverage of recent developments in phase-locked loop technology The rapid growth of high-speed semiconductor and communication technologies has helped make phase-locked loops (PLLs) an essential part of memories, microprocessors, radio-frequency (RF) transceivers, broadband
Find Suppliers by Category Top
Parts by Number for Phase-locked Loops (PLLs) Top
| Part # | Distributor | Manufacturer | Product Category | Description |
|---|---|---|---|---|
| MC74HC4046AF | Digi-Key | ON Semiconductor | Integrated Circuits (ICs) | IC PHASE LOCKED LOOP 16-SOEIAJ |
| MC14046BDWG | Digi-Key | ON Semiconductor | Integrated Circuits (ICs) | IC PHASE LOCKED LOOP 16-SOIC |
| MC14046BFELG | Digi-Key | ON Semiconductor | Integrated Circuits (ICs) | IC PHASE LOCKED LOOP 16SOEIAJ |
| TLC2933IPWR | Digi-Key | Texas Instruments | Integrated Circuits (ICs) | IC PHASE-LOCKED LOOP 14-TSSOP |
| CD74ACT297M96 | Digi-Key | Texas Instruments | Integrated Circuits (ICs) | IC DGTL PHASE-LOCKED LOOP 16SOIC |
| LMC568CMX/NOPB | Digi-Key | Texas Instruments | Integrated Circuits (ICs) | IC PHASE-LOCKED LOOP LOPWR 8SOIC |
Conduct Research Top
-
A PRIMER ON JITTER, JITTER MEASUREMENT AND PHASE-LOCKED LOOPS
assistance in making jitter measurements, and. examines the role phase-locked loops (PLLs) have in this field.
-
Phase-Locked Loops for Wireless Communications: Digital, Analog and Optical Implementations, Second Edition
Phase-Locked Loops for Wireless Communications: Digital, Analog and Optical Implementations, Second Edition. Starting with a historical overview, presenting analog, digital, and optical PLLs, discussing phase noise analysis, and including circuits/algorithms for data synchronization, this volume
-
Basics of Dual Fractional-N Synthesizers/PLLs
. A frequency divider is,. basically, a state machine clocked by the VCO. A rising edge occurs at the divider output every N number of VCO. Basics of Phase Locked Loops (PLLs). cycles. Here, N is a predetermined number and is referred to as. A PLL is a negative feedback loop in which the phase
-
PLL Jitter and its Effects on ECANTM Technology Communications (.pdf)
programmable PLLs in their clock generation circuits. One point of interest in the use of PLL circuits is that they create a small, but still measurable, level of transient phase shifts, or jitter. This technical brief shows the influence of PLL jitter on CAN communications using the dsPIC33F/PIC24H
-
PLL Jitter and Its Effects in the CAN Protocol
Phase Locked Loop (PLL) circuits are increasingly used in microcontrollers to achieve higher internal clock frequencies. This allows better performance while reducing overall noise. Several of Microchip's PIC18 microcontrollers feature 4x PLLs in their clock generation circuits. This makes
-
Power Supply Rejection for Low Jitter Clocks
performance when subjected to power supply ripple. Timing devices often rely on phase-locked loops (PLLs) to perform various functions, such as jitter filtering and. frequency multiplication. One of the primary challenges in PLL design is associated with its voltage-controlled. oscillator (VCO). To meet
-
Interfacing a KEELOQ(R) Encoder to a PLL Circuit
unit (TE). Refer to the HCS362 data sheet. ing a reasonable efficiency and operating range. [DS40189] Power-up and Transmit Timing Figure 8-1,. Table 8-3, and parameter TRFON. INTERFACING TO PLLS. RFEN output can be used as an ASK enable signal by. The objective of this Technical Brief
-
Phase Coherent Multi-Channel RF Synthesis (.pdf)
to an L-C or R-C filter response. When. applying a step response, these basic circuits will settle to near the final value. very fast, but then takes an order of magnitude greater time to settle to a very. exact value. Even fast tuning PLLs will take 10us-100us to settle to a precise. value. Phase
Engineering Web Search: Phase-locked Loops (PLLs) Top
-
Phase-locked loop - Wikipedia, the free encyclopedia
A phase-locked loop or phase lock loop (PLL) is a control system that generates an output signal whose phase is related to the phase of an input
- Phase-Locked-Loops (PLLs) and...
-
Phase Locked Loops-2/99
Phase-Locked Loops In a phase-locked loop, the error signal from the phase comparator is the difference between the input frequency or phase and that
-
Phase Locked Loops V+ for High-Frequency U4 UP HI D1 Q1 P1...
Phase Locked Loops V+ for High-Frequency U4 UP HI D1 Q1 P1 Receivers and U1 +IN CLR1 Transmitters?Part 3 OUT DELAY U3 Mike Curtin and Paul O'Brien
-
Do all Cyclone devices phase-locked loops (PLLs) support the...
Do all Cyclone devices phase-locked loops (PLLs) support the external clock output pin <CODE>PLL[2..1_OUT</CODE>?
-
Chapter 5. PLLs in Arria GX Devices
PLLs in Arria GX Devices AGX52005-1.2 Introduction ArriaTM GX device phase-locked loops (PLLs) provide robust clock management and synthesis for
-
VCO (Voltage-Controlled Oscillator) and PLL (Phase-Locked...
Phase-Locked Loops (PLLs) Standard PLLs Phase-Locked Loops Custom VCOs Custom PLLs
-
PLL : Fujitsu Canada
Phase Locked Loops (PLLs) The Fujitsu BiCMOS family of single and