Page: 1 2 Next

Parts by Number for Phase Jitter Top

Part # Distributor Manufacturer Product Category Description
dsPIC33FJ64MC802 Microchip Technology, Inc. Microchip Technology, Inc. Not Provided on all I/O pins. System Management: . Flexible clock options: - External, crystal, resonator, internal RC. - Fully integrated Phase-Locked Loop (PLL). - Extremely low jitter PLL. . Power-up Timer. . Oscillator Start-up Timer/Stabilizer. . Watchdog Timer with its own RC oscillator. . Fail-Safe Clock...
dsPIC33FJ128MC204 Microchip Technology, Inc. Microchip Technology, Inc. Not Provided options: - External, crystal, resonator, internal RC. - Fully integrated Phase-Locked Loop (PLL). - Extremely low jitter PLL. . Power-up Timer. . Oscillator Start-up Timer/Stabilizer. . Watchdog Timer with its own RC oscillator. . Fail-Safe Clock Monitor. . Reset by multiple sources. Power Management...
dsPIC33FJ12MC201 Microchip Technology, Inc. Microchip Technology, Inc. Not Provided Flexible clock options: - External, crystal, resonator, internal RC - Fully integrated Phase-Locked Loop (PLL) - Extremely low jitter PLL. Power-up Timer. Oscillator Start-up Timer/Stabilizer. Watchdog Timer with its own RC oscillator. Fail-Safe Clock Monitor. Reset by multiple sources Power Management...
SL28EB742 Silicon Labs Silicon Labs Embedded Clock Generator Embedded Intel x86 clock; I2C/Pin control; 56-pin QFN package; 16 clock outputs; 14.318 MHz input frequency; 100 MHz, 133 MHz, 14.3 MHz, 166 MHz, 33 MHz, 48 MHz, 96 MHz output frequency; > 1.0 ps phase jitter (RMS); LVCMOS, HCSL output formats; 3.3 V VDD; 3.3 V VDDO
SL18861DC Silicon Labs Silicon Labs Timing IC Low phase jitter, TXCO distribution buffer, nVidia
SL18860DC Silicon Labs Silicon Labs Timing IC Low phase jitter, TCXO distribution buffer
More >>

Conduct Research Top

  • Estimating Period Jitter from Phase Noise
    on estimating the RMS value of this jitter parameter. The illustration in Figure 1 suggests how one might measure the RMS period jitter in the time domain. The first edge is the reference edge or trigger edge as if we were using an oscilloscope. AN279Rev0_1.fm AN279. ESTIMATING PERIOD JITTER FROM PHASE
  • Measuring Jitter in Digital Systems
    : 13. Low-level phase-noise/spectrum analyzer: 13. Real-time sampling oscilloscopes: 14. Digital communications analyzers (DCAs): 14. Bit error ratio testers (BERTs): 15. Logic analyzers with EyeScan: 15. References: 15. Why measure jitter?. FIG. 2a Ideal Clock. Jitter isn’t measured just to create
  • Phase Noise Measurement and Jitter Analysis
    The JS-1000 is a high-performance, characterization / verification solution for testing electrical components or modules in optical transport communication systems with the utmost accuracy and repeatability. The solution is a tailored Phase Noise System that measures clock jitter characteristics
  • PLL Jitter and Its Effects in the CAN Protocol
    it possible to generate an internal 40 MHz clock from an external 10 MHz crystal. One drawback in the use of PLL circuits is that they create a small, but still measurable level of transient phase shifts, or jitter. This Technical Brief shows the influence of PLL jitter on Microchip's PIC18 microcontrollers
  • Estimating Clock Tree Jitter
    High speed, high performance timing applications often require a combination of XO/VCXOs, clock generators,. clock buffers and jitter cleaning clocks to satisfy system timing requirements. Each component in the clock tree. adds phase jitter to the starting reference clock. Care must be taken during
  • PLL Jitter and its Effects on ECAN TM Technology Communications (.pdf)
    programmable PLLs in their clock generation circuits. One point of interest in the use of PLL circuits is that they create a small, but still measurable, level of transient phase shifts, or jitter. This technical brief shows the influence of PLL jitter on CAN communications using the dsPIC33F/PIC24H
  • A PRIMER ON JITTER, JITTER MEASUREMENT AND PHASE-LOCKED LOOPS
    As clock speeds and communication channels run at ever higher frequencies, engineers who have previously had. little need to consider clock jitter and phase noise are finding that they need to increase their knowledge of these. subjects. This primer provides an overview of jitter, offers practical
  • Clock Division with Jitter and Phase Noise Measurements
    As clock speeds and communication channels run at ever higher frequencies, accurate jitter and phase noise measurements become more important, even as they become more difficult and expensive to manage. While measuring ultra low-jitter devices and equipment, the engineer is continually required

More Information on: Phase Jitter Top

Lock Indicates content that may require registration and/or purchase. Powered by IHS Goldfire