Products & Services

See also: Categories | Featured Products | Parts by Number | Technical Articles
Page: 1 2 Next

Parts by Number for Phase Jitter Top

Part # Distributor Manufacturer Product Category Description
Si5374   Silicon Labs IC Clocks any input frequency (2 kHz to 710 MHz) with industry-leading jitter performance (0.4 ps rms phase jitter). Silicon Labs ’ innovative DSPLL ® technology provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution: Eliminates the need for external VCXO...
9DB206   Integrated Device Technology IC Clocks The 9DB206 is a high perfromance 1-to-6 Differential-to-HCSL Jitter Attenuator designed for use in PCI Express ® ™ systems. In some PCI Express ® systems, such as those found in desktop PCs, the PCI Express ® clocks are generated from a low bandwidth, high phase noise PLL...
KS6369-20AP   American Microsemiconductor, Inc. IC Phase-locked Loops (PLL) 3 nS Typical Jitter
874005   Integrated Device Technology IC Clocks The 874005 is a high performance Differential-to-LVDS Jitter Attenuator designed for use in PCI Express ® systems. In some PCI Express ® systems, such as those found in desktop PCs, the PCI Express ® clocks are generated from a low bandwidth, high phase noise PLL frequency...
874002   Integrated Device Technology IC Clocks The 874002 is a high performance Differentialto- LVDS Jitter Attenuator designed for use in PCI Express ® systems. In some PCI Express ® systems, such as those found in desktop PCs, the PCI Express ® clocks are generated from a low bandwidth, high phase noise PLL frequency...
781666-35   National Instruments Electronic Design Automation (EDA) and Electronic Computer-aided Design Software (ECAD) The NI LabVIEW Jitter Analysis Toolkit provides a library of functions optimized for performing the high-throughput jitter, eye diagram, and phase noise measurements demanded by automated validation and production test environments. Because it is hardware-agnostic, the toolkit can be used in a test...
More >>

Conduct Research Top

  • Estimating Period Jitter from Phase Noise
    on estimating the RMS value of this jitter parameter. The illustration in Figure 1 suggests how one might measure the RMS period jitter in the time domain. The first edge is the reference edge or trigger edge as if we were using an oscilloscope. AN279Rev0_1.fm AN279. ESTIMATING PERIOD JITTER FROM PHASE
  • Measuring Jitter in Digital Systems
    : 13. Low-level phase-noise/spectrum analyzer: 13. Real-time sampling oscilloscopes: 14. Digital communications analyzers (DCAs): 14. Bit error ratio testers (BERTs): 15. Logic analyzers with EyeScan: 15. References: 15. Why measure jitter?. FIG. 2a Ideal Clock. Jitter isn’t measured just to create
  • Phase Noise Measurement and Jitter Analysis
    The JS-1000 is a high-performance, characterization / verification solution for testing electrical components or modules in optical transport communication systems with the utmost accuracy and repeatability. The solution is a tailored Phase Noise System that measures clock jitter characteristics
  • PLL Jitter and Its Effects in the CAN Protocol
    it possible to generate an internal 40 MHz clock from an external 10 MHz crystal. One drawback in the use of PLL circuits is that they create a small, but still measurable level of transient phase shifts, or jitter. This Technical Brief shows the influence of PLL jitter on Microchip's PIC18 microcontrollers
  • Estimating Clock Tree Jitter
    High speed, high performance timing applications often require a combination of XO/VCXOs, clock generators,. clock buffers and jitter cleaning clocks to satisfy system timing requirements. Each component in the clock tree. adds phase jitter to the starting reference clock. Care must be taken during
  • PLL Jitter and its Effects on ECAN TM Technology Communications (.pdf)
    programmable PLLs in their clock generation circuits. One point of interest in the use of PLL circuits is that they create a small, but still measurable, level of transient phase shifts, or jitter. This technical brief shows the influence of PLL jitter on CAN communications using the dsPIC33F/PIC24H
  • A PRIMER ON JITTER, JITTER MEASUREMENT AND PHASE-LOCKED LOOPS
    As clock speeds and communication channels run at ever higher frequencies, engineers who have previously had. little need to consider clock jitter and phase noise are finding that they need to increase their knowledge of these. subjects. This primer provides an overview of jitter, offers practical
  • Clock Division with Jitter and Phase Noise Measurements
    As clock speeds and communication channels run at ever higher frequencies, accurate jitter and phase noise measurements become more important, even as they become more difficult and expensive to manage. While measuring ultra low-jitter devices and equipment, the engineer is continually required