Sites:
Search Electronics:
 

Analog-to-Digital Converter (ADC) Chips Information

Analog-to-digital converter chips (ADCs) transform information from analog to digital form. ADCs receive analog input, perform calculations on the analog signal, and then digitally encode the output in a format that computerized systems can process. Analog-to-digital converter chips are used in a variety of applications, including data-acquisition, communications, instrumentation, and signal processing. To cover a broad range of performance needs, ADCs are available in different resolutions, bandwidths, accuracies, packaging, power requirements, and temperature ranges. 

 

Successive-approximations register (SAR) and flash are two common architectures for analog-to-digital converter chips. SAR architecture uses a single comparator and multiple conversion cycles. Flash, or parallel, architecture uses multiple comparators and a single conversion cycle. With flash, ADCs use a set of 2n-1 comparators to measure an analog signal to a resolution of n bits. Consequently, flash ADCs are faster than SAR ADCs, but require a greater number of comparators.

 

Pipeline architecture overcomes some of the limitations of flash architecture by dividing the conversion task into several consecutive stages. Each stage consists of a sample and hold circuit, an m-bit ADC (e.g., a flash converter), and an m-bit digital-to-analog converter (DAC). In this way, pipelined converters achieve higher resolutions than flash converters containing a similar number of comparators. However, pipeline analog-to-digital converter chips increase the total conversion time from one cycle to p cycles.

 

Another approach, subranging, combines flash, SAR, and pipeline architectures and breaks n-bit conversions into m-bit sub-conversions. Like pipeline architecture, subranging consists of several cascading stages, each of which uses a low-resolution analog-to-converter chip to estimate the input and an accurate DAC to convert the output. Subranging also calculates the residue, the difference between the estimated input and the actual output. A gain block is used to amplify and restore the residue to an appropriate level for further estimation by the next stage. 

 

Sigma-delta architecture takes a fundamentally different approach than other ADC architectures. Sigma-delta converters consist of an integrator, a comparator, and a single-bit DAC. The DAC output is subtracted from the input signal, the resulting signal is integrated, and the comparator converts the integrator output voltage to a single-bit digital output (1 or 0). The resulting bit becomes the DAC’s input, and the DAC’s output is subtracted from the ADC’s input signal. With sigma-delta architecture, the digital data from the ADC is a stream of ones and zeros, and the value of the signal is proportional to the density of digital ones from the comparator. This bit stream data is then digitally filtered and decimated to result in a binary-format output

Read user Insights about Analog-to-Digital Converter (ADC) Chips

Related Products & Services

  • Codec ICs

    Codec IC chips are used to encode and decode (or compress and decompress) various types of data, particularly when the bulk storage is required.

  • Digital-to-Analog Converter (DAC) Chips

    Digital-to-analog converter (DAC) chips convert digital signals that represent binary numbers into proportional analog voltages.

  • Voltage-to-Frequency Converter Chips

    Voltage-to-frequency converter chips provide a signal frequency output as a function of an analog input voltage.