From Real Time Systems Design And Analysis
7.2.1.2   Instruction Execution-Time Simulators   The determination of instruction
times requires more than just the information supplied in the CPU
manufacturer’s data books. It is also dependent on memory access times and
wait states, which can vary depending on the source region of the instruction or
data in memory. Some companies that frequently design real-time systems on
a variety of platforms use simulation programs to predict instruction execution
time and CPU throughput. Then engineers can input the CPU types, memory
speeds for each region of memory, and an instruction mix, and calculate total
instruction times and throughput.
© 2004

Products & Services
PCMCIA Memory Cards
PCMCIA memory cards and storage cards are used to add memory (RAM, SRAM, Flash, etc.) and/or storage capacity (hard disks, CD-ROM, etc.) to computers.
Memory Modules
Memory modules are computer chips used to add memory to a computer.
CPU Cards and Modules
CPU cards and modules are computer boards that contain the central processing unit (CPU) of a computer.
CompactPCI and PXI Bus Interfaces
Compact PCI bus interfaces and PXI bus interfaces allow the CompactPCI / PXI system to communicate with other devices or systems.
VME, VPX, and VXI Bus Interfaces and Adapters
VME, VPX and VXI bus interfaces and adapters allow VME, VPX, and VPI buses to communicate with other types of computer systems and devices.

Topics of Interest

7.2.1.3   Using the System Clock   Sections of code can be timed by reading the system clock before and after the execution of the code. The time difference can then be measured to determine...

7.2.7   Analysis of Sporadic and Aperiodic Interrupt Systems Ideally, a system having one or more aperiodic or sporadic cycles should be modeled as a rate-monotonic system, but with the...

Overview In modeling computer systems, we typically are interested in the service times of entities that utilize system resources. Entities in our discussion can represent a variety of operations on...

In Chapters 2 and 3, you were introduced to the architecture resources of the Itanium processor such as the application register set, data types, memory, and the instruction set as well as high-level...

7.2.8   Deterministic Performance Cache, pipelines, and DMA, all designed to improve average real-time performance, destroy determinism and thus make prediction of real-time performance...