From GE Intelligent Platforms
This paper provides a review of the Intel® 55xx series Nehalem Xeon® processor basic memory subsystem architecture, a discussion of design and application tradeoffs that need to be managed when defining the memory subsystem, and an overview of the main memory resources provided on the GE Intelligent Platforms A10200 AdvancedTCA® Nehalem-based single board computer (SBC). It is assumed that the reader is generally familiar with cache and MMU operation, as well as the NUMA (non-uniform memory architecture) used by Intel and others to optimize physical memory resource allocation for simultaneous data accesses on multiple memory channels.
Products & Services
Product Announcements
|
|
Topics of Interest
The Tyan Thunder i7520 and i7250R models provide a robust multiprocessor solution. Tyan recently unveiled four Intel-based server-class platforms for the mid-to high-end mobo market. The Tyan Thunder...
The first part of this chapter describes instructions used to access memory in the Itanium architecture. The memory addressing model is much simpler than the one in the Intel x86 architecture. Only...
Overview In This Chapter Defining the various types of board memory Discussing memory management of onboard memory Discussing memory performance As first introduced in Chapter...
Cache is a special memory subsystem in which frequently used data values are duplicated for quick access. A memory cache stores the contents of frequently accessed RAM locations and the addresses...
Overview This chapter focuses on parallel programming for network-on-chip (NoC) platforms, with a significant number of cores operating in parallel. Raising the abstraction level for computation and...
