From Fundamentals of Microsystems Packaging
Dr. Phil Garrou Dow Chemical
Prof. Rao R. Tummala Georgia Institute of Technology
Explain the reasons for wafer-level packaging
Compare and contrast wafer-level packaging with other packaging technologies
Describe various wafer-level technologies under development and in use
Describe wafer-level burn-in and test methodologies
Project the future of wafer-level packaging
The recent trend to portable and wireless on one hand, and commodity prices for cell phones and PCs on the other hand, has brought on the need for much smaller IC and system-level packages that are also low in cost. Wafer-level packaging, described in this chapter, addresses these needs at the IC packaging level.
10.1 WHAT IS WAFER-LEVEL PACKAGING?
Wafer-level packaging (WLP) is IC packaging formed at the wafer level on the wafer in the wafer foundry. This is in contrast to conventional packaging that is done in two parts wafer and singulation of that wafer into ICs and the subsequent packaging of these ICs into QFP, BGA, CSP or other packages. In this new process, front-end IC fabrication and back-end IC assembly are performed at the wafer foundry. The basic concept is to take the wafer immediately after fabrication but before test, and form IC connections with a few more process steps with which to test and burn-in before singulating into packaged ICs. Figure 10.1 illustrates the basic differences between today s wafer and IC packaging vs. the new wafer level packaging process.
Figure 10.1: Wafer-level packaging in comparison with conventional...
Products & Services
Topics of Interest
Dr. John Prymak KEMET Corporation Dr. Swapan Bhattacharya Georgia Institute of Technology Prof. Kyung Paik KAIST, Korea CHAPTER OBJECTIVES Define passives and introduce fundamental parameters...
2 IC MANUFACTURING TECHNOLOGIES While the integrated circuit drives the packaging and assembly, the IC manufacturing process, and associated methodologies, serves as an invaluable technology...
M.Chiao and L.Lin 3.1 CHAPTER SCOPE This chapter will give an overview of wafer-level sealing processes for MEMS packaging technology. The integrated sealing process using thin film materials will be...
6 THE KGD STORY  It began with the emergence of the hybrid circuit in the 1960s. The hybrid circuit basically required an expertise that was heretofore totally confined to the semiconductor s back...
Dr. Sundar M. Kamath Sanmina Corporation Prof. Rao R. Tummala Georgia Institute of Technology CHAPTER OBJECTIVES Understand the need for a single chip package Understand the need for a single chip...