From Silicon Labs
A "one size fits all" strategy does not apply when it comes to clock tree design. Optimizing the clock tree to meet both performance and cost requirements depends on a number of factors, including the system architecture, IC timing requirements (frequencies, signal formats, etc.) and the jitter requirements of the end application. Download this in depth white paper from Silicon Labs to learn how to optimize clock tree design.
Products & Services
Product Announcements
|
|
||||||
|
|
||||||
|
Topics of Interest
High speed, high performance timing applications often require a combination of XO/VCXOs, clock generators, clock buffers and jitter cleaning clocks to satisfy system timing requirements. Each...
Due to the wide diversity of frequency and jitter requirements of the reference clocks required in modern electronic systems, an assortment of standalone crystal oscillators and fixed-frequency clock...
In jitter-sensitive applications, power supply noise sensitivities increase design complexity and reduce functional design margin. This in-depth Silicon Labs white paper examines the primary sources...
11.7 Clock Tree Synthesis The impact on the overall power consumption of the clock tree in a design is significant. In many cases, more than half of the overall power consumption of a design may be...
To ensure proper compliance with the PCIe standard, systems require careful attention to the timing subsystem and architecture. This article explores some of the standard clocking architectures for...
