-
Supplier: Microchip Technology, Inc.
Description: CREATE AND SAMPLE YOUR CUSTOM SM802 HERE The SM802xxx is a dual PLL clock generator that achieves ultra-low, 75fs RMS phase jitter. With 12 total outputs and dividers on each output, this device can generate 12 different frequencies up to 850MHz. It accepts a quartz
- Output Frequency: 11.4 to 840 MHz
- Device Type: Clock Generator
- Features: Other
-
Supplier: Microchip Technology, Inc.
Description: The SM803xxx is a dual PLL clock generator that achieves ultra-low, 75fs RMS phase jitter. With 12 total outputs and dividers on each output, this device can generate 12 different frequencies up to 850MHz. It accepts a quartz crystal input or a reference clock
- Output Frequency: 12 to 850 MHz
- Bus Interface: CMOS, LVDS, PECL
- Device Type: Clock Generator
- Features: Other
-
Supplier: Microchip Technology, Inc.
Description: CREATE AND SAMPLE YOUR CUSTOM SM813 HERE The SM813xxx is a dual PLL clock generator that achieves ultra-low, <115fs RMS phase jitter at 12KHz to 20MHz. With 8 total outputs and dividers on each output, this device can generate 8 different frequencies up to 850MHz. It
- Output Frequency: 12 to 850 MHz
- Bus Interface: CMOS, LVDS, PECL
- Device Type: Clock Generator
-
-
Supplier: SiTime Corporation
Description: LVCMOS low-jitter clock outputs. It supports 4 additional clock inputs with Frac-N dividers, enabling virtually any input-to-output frequency translation configurations from 8 kHz to 2.1 GHz. This jitter cleaner integrates SiTime’s third-generation ApexMEMS™
-
Supplier: Microchip Technology, Inc.
Description: CREATE AND SAMPLE YOUR CUSTOM SM806 HERE The SM806 is a PLL clock generator that achieves ultra-low phase jitter (78 fs 12KHz to 20 MHz). With six total outputs and dividers on each output, this device can generate six different frequencies up to 875 MHz, from a
- Output Frequency: 12 to 875 MHz
- Bus Interface: CMOS, LVDS, PECL
- Device Type: Clock Generator
- Features: Other
-
Supplier: SiTime Corporation
Description: architecture and programmable output drivers provide up to 10 differential or 20 LVCMOS low jitter clock outputs. It supports 4 additional clock inputs with Frac-N dividers, enabling virtually any input to output frequency translation configurations from 8 kHz to
-
Supplier: SiTime Corporation
Description: architecture and programmable output drivers provide up to 8 differential or 20 LVCMOS low jitter clock outputs. It supports 4 additional clock inputs with Frac-N dividers, enabling virtually any input to output frequency translation configurations from 8 kHz to
-
Supplier: Integrated Device Technology
Description: clock generation of high-frequency clocks from the selected VCO and low-frequency system reference signals ( SYSREF ). The system reference signals are internally synchronized to the clock signals. Delay functions exist for achieving alignment and controlled phase delay
- Supply Voltage: 3.3 volts
- Output Frequency: 25 to 2,949.12 MHz
- Operating Temperature: -40 to 85 C
- Bus Interface: LVDS, LVPECL
-
Supplier: Integrated Device Technology
Description: The 5P49EE802 is a programmable clock generator intended for low power, battery operated consumer applications. There are four internal PLLs, each individually programmable, allowing for up to eight differrent output frequencies. The frequencies are generated from a single reference
- Supply Voltage: 1.8 volts
- Clock Skew: 75 ps
- Output Frequency: 0.001 to 120 MHz
- Operating Temperature: -40 to 85 C
-
Supplier: Integrated Device Technology
Description: The 307-03 is a dynamic, serially programmable clock source which is flexible and takes up minimal board space. Output frequencies are programmed via a 3-wire SPI port. An advanced PLL coupled to an array of configurable output dividers and three outputs allows low-jitter
- Supply Voltage: 3.3 volts
- Output Frequency: 0.0002 to 270 MHz
- Operating Temperature: -40 to 85 C
- Features / Standards: Lead Free
-
Supplier: SiTime Corporation
Description: provide up to 10 differential or 20 LVCMOS low-jitter clock outputs. It supports 4 additional clock inputs with Frac-N dividers, enabling virtually any input-to-output frequency translation configurations from 8 kHz to 2.1 GHz. This clock generator
- Supply Voltage: 1.8 to 3.3 volts
- Output Frequency: 0.008 to 2,100 MHz
- Operating Temperature: -40 to 85 C
- Bus Interface: CMOS, LVDS, LVPECL
-
Supplier: Integrated Device Technology
Description: The 872S480 is a Zero Delay Clock Generator with hitless input clock switching capability. The 872S480 is ideal for use in redundant, fault tolerant clock trees where low jitter frequency synthesis are critical. The device receives two differential clock
- Supply Voltage: 3.3 volts
- Clock Skew: 20 ps
- Output Frequency: 350 to 950 MHz
- Operating Temperature: 0 to 70 C
Find Suppliers by Category Top
Featured Products Top
-
Si5360 clock generators for high-speed networking, data center and communications equipment complement Skyworks’ Si5391/5341/5332 clock generators delivering higher levels of jitter performance with a greater number of clock outputs. (read more)
Browse Resonators Datasheets for Skyworks Solutions, Inc. -
212.5 MHz frequency for LVDS (Low Voltage Differential Signaling) oscillators are crucial for specific high-speed, high-precision applications. Learn how Aker’s LVDS oscillators perform at a faster rate and exhibit low jitter to maintain efficient system performance. (read more)
Browse Oscillators Datasheets for Aker Technology USA Corporation -
servers and GPUs, feeding ever-increasing compute workloads. These systems must meet stringent timing requirements to move massive amounts of data efficiently through the network: A single switch chip requires multiple low-jitter clocks that are resilient against power-supply noise; an active cable (read more)
Browse Network Synchronization Products Datasheets for SiTime Corporation -
, 14-output jitter attenuator) AD9545 (1 PPS synchronizer and adaptive clock translator) Clock inputs 3 differential 100 ? SMA clock inputs PPS input SYNC input 10 MHz input Internal references 100 (read more)
Browse Motor Controllers Datasheets for DigiKey -
The ECS-2520MVLC low-current oscillator with a stability rating of ±50 ppm over -40°C to +85°C. It is compatible with a 1.8V, 2.5V or 3.3V power supply, and is available in a variety of output frequencies suitable for a wide array of clocking applications. The lowest current (read more)
Browse Oscillators Datasheets for ECS Inc. International -
differential oscillators deliver ultra-low jitter reference clocks for SmartNICs, accelerator cards, and high-speed network equipment, ensuring data integrity over long-distance, high-rate transmission. Packaging and Interface Flexibility Interquip Electronics (read more)
Browse Oscillators Datasheets for Interquip Electronics Co., Ltd. -
The LVDS Series crystal clock oscillator achieves superb stability and low power consumption over a broad range of operating conditions and frequencies. The low jitter output clock signal, generated internally with a non-PLL oscillator design. The device, available on tape and reel, is contained (read more)
Browse Oscillators Datasheets for Interquip Electronics Co., Ltd. -
Analog Devices ADF4378 is a high-performance, ultra-low jitter, integer-N phased locked loop (PLL) with an integrated voltage-controlled oscillator (VCO) and system reference (SYSREF) retimer ideally suited for data converter and mixed-signal front end (MxFE) clock applications (read more)
Browse RF and Microwave Connectors Datasheets for DigiKey -
precise analysis of PAM-4 signals, complex modulation schemes, and ultra-low jitter clock distribution. The MSO8804HD's PAM-N analysis capabilities, combined with advanced jitter decomposition, provide the measurement accuracy required for 400G optical modules, 5G base station validation, and high (read more)
Browse Oscilloscopes Datasheets for Uni-Trend US -
ADI's ADN4620 is a dual-channel, signal isolated, low voltage differential signaling (LVDS) buffer that operates at up to 2.5 Gbps with very low jitter. The devices integrate ADI iCoupler technology enhanced for high-speed operation to provide drop-in galvanic isolation of LVDS (read more)
Browse Isolation Transformers Datasheets for DigiKey
More Information Top
-
Supports Industrial Temperature Range of
D Low Jitter Clock Divider by /2, /3, /4.
-
ADCs Sample IFs With 14-b Resolution | Content content from Microwaves & RF
The ADC integrates a low - jitter clock divider and crosspoint switches (any input can be assigned to any ADC channel), so the sampling rate is multiplexed across the number of channels, with 640 MSamples/s available for single-channel operation and 160 MSamples/s…
-
Fast comms clocks get the digital treatment
Output divider Low jitter output clock .
-
Page 14. Semiconductor parts with 801 in root number
V(cc): -0.5 to +4V; V(in/out): -0.5 to +0.5V; low jitter clock multiplier and divider with programmable delay and phase alignment .
-
Page 7. Semiconductor parts with 580 in root number
V(cc): -0.5 to +4V; V(in/out): -0.5 to +0.5V; low jitter clock multiplier and divider with programmable delay and phase alignment .
-
Experimental assessment of the cross coupling and polarization effects on ultra-wide band see-through-wall imaging reconstruction
We implement an acquisition module using an off-the-shelf Avnet Xilinx Virtex-4 FPGA board with a Texas Instrument CDC5801 low jitter clock multiplier/ divider , and two MAX1215 ADC evaluation boards with 2.2 GHz analog bandwidth and a 250Msps maximum…
-
Design and Implementation of a Low-Cost Real-Time Ultra-Wide Band See-Through-Wall Imaging Radar System
We implement an acquisition module using off-the-shelf Avnet Xilinx Virtex-4 FPGA board with a Texas Instrument CDC5801 low jitter clock multiplier/ divider , and two MAX108 ADC evaluation boards with 2.2 GHz analog bandwidth and 170 MHz maximum sampling…
-
A 0.13 /spl mu/m CMOS serializer for data and trigger optical links in particle physics experiments
The clock-multiplying PLL and the clock divider blocks provide low jitter clocks at different frequencies for the other circuit blocks.
-
Reconfigurable ultra-wide band see-through-wall imaging radar system
A data acquisition module has been actualized using an off-the-shelf Avnet Xilinx Virtex-4 FPGA board with a Texas Instrument CDC5801 low - jitter clock multiplier/ divider , and two MAXI08 ADC evaluation boards with a 2.2 GHz analog bandwidth and…
-
A 22-gb/s PAM-4 receiver in 90-nm CMOS SOI technology
A single phase rotator running at the baud rate, followed by an I/Q divider , provides low - jitter clocks with high accuracy.
Indicates content that may require registration and/or purchase.