-
Supplier: Richardson RFPD
Description: The AD9266 is a monolithic, single-channel 1.8 V supply, 16-bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS analog-to-digital converter (ADC). It features a high performance sample-and-hold circuit and on-chip voltage reference. The product uses multistage differential pipeline
- IC Package Type: Other
- Input Voltage Range (Vpp): 1.8 to 3.3 volts
- Interface Type: Serial
- Resolution: 16 bits
-
Supplier: Richardson RFPD
Description: The AD9266 is a monolithic, single-channel 1.8 V supply, 16-bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS analog-to-digital converter (ADC). It features a high performance sample-and-hold circuit and on-chip voltage reference. The product uses multistage differential pipeline
- Category: Development Board
-
Supplier: Richardson RFPD
Description: The AD9231 is a monolithic, dual-channel, 1.8 V supply, 12-bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS analog-to-digital converter (ADC). It features a high performance sample-and-hold circuit and on-chip voltage reference.The product uses multistage differential pipeline architecture with
-
-
Supplier: Richardson RFPD
Description: The AD9204 is a monolithic, dual-channel, 1.8 V supply, 10-bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS analog-to-digital converter (ADC). It features a high performance sample-and-hold circuit and on-chip voltage reference. The product uses multistage differential pipeline architecture with
-
Supplier: ValueTronics International, Inc.
Description: byte SPI Trigger Condition: Data Source (CS/CLK/Data): CH1 to CH4 Data format: Binary, Decimal, Hex, ASCII Data Length: 4 to 96 bit Bit Value: 0, 1, X Bit Order: LSB, MSB UART/RS232 Trigger
- Bandwidth: 300 MHz
- Number of Input Channels: 2 (# channels)
-
Supplier: ValueTronics International, Inc.
Description: : 1 to 12byte SPI Trigger Condition: Data Source (CS/CLK/Data): CH1 to CH4 Data format: Binary, Decimal, Hex, ASCII Data Length: 4 to 96 bit Bit Value: 0, 1, X Bit Order: LSB, MSB UART/RS232 Trigger
- Bandwidth: 300 MHz
- Number of Input Channels: 4 (# channels)
-
Supplier: ValueTronics International, Inc.
Description: to 12byte SPI Trigger Condition: Data Source (CS/CLK/Data): CH1 to CH4 Data format: Binary, Decimal, Hex, ASCII Data Length: 4 to 96 bit Bit Value: 0, 1, X Bit Order: LSB, MSB UART/RS232 Trigger
- Bandwidth: 70 MHz
- Number of Input Channels: 4 (# channels)
-
Supplier: ValueTronics International, Inc.
Description: byte SPI Trigger Condition: Data Source (CS/CLK/Data): CH1 to CH4 Data format: Binary, Decimal, Hex, ASCII Data Length: 4 to 96 bit Bit Value: 0, 1, X Bit Order: LSB, MSB UART/RS232 Trigger
- Bandwidth: 200 MHz
- Number of Input Channels: 2 (# channels)
Find Suppliers by Category Top
Featured Products Top
-
limit. You can view them as a smart variable resistor. The selection of the pass transistor has performance implications and drawbacks. Using PNP Transistors can lead to simpler designs and lower self-consumption current. However, they may respond a bit slower when the load (read more)
Browse General Purpose Diodes Datasheets for ODG (Origin Data Global) -
Relays? Even though zero-crossing SSRs may be a bit slow at turning on, this feature brings down noise in the circuit. Random turn-on SSRs respond almost instantly to changes in the circuit. (read more)
Browse Solid State Relays Datasheets for ODG (Origin Data Global)
More Information Top
Indicates content that may require registration and/or purchase.
-
A Switching System for Capacitive Energy Storage
The programming module contains a äê1816ÇÖ31 (i80C51) one-chip microcomputer, a 32-MHz crystal- controlled clock with a 16 : 1 frequency divider (a binary 4- bit äê1533àÖ10 counter), programmable äê580Çà53 (i8253) counters–timers, and eight hybrid integrated circuits of transmitting optical mod- ules…
-
Elements of the applied electronics
…OP 158, 190, 400, binary / - decimal-code 256- divider 256-coaster 252, 254 … 88, 424, 216, 391 bits 254, 266 202, pattern … effect 118, 148, 164 - - circuit 427 Boucherot circuit 300 … of refraction 280, 282 of wide video tape amplifiers … 352 bridge / adjustment 16 , 24-rectifier 54, 86…
-
A voltage mode integer divider for fast A/D Conversion
The described voltage mode integer divider architecture was used for the design of an 8- bit subrange ADC that does not require intermediate track and hold circuits and DACs. .... The designed ADC consists of a modulo- 16 divider at the input, a 4-LSB Flash ADC that is driven by the residue of the divider and a thermometer to binary encoder that is connected directly to the comparator outputs of the…
-
Power Optimized Digital Decimation Filter for Medical Applications
In order to convert the 1-bit binary data input of the coder circuit to 16 - bit 2’s complement form, the representation shown in Table.1 is used. .... A clock divider circuit, which generates a clock signal at a reduced frequency, is used by the…
-
An 8-Bit Voltage Mode Analog to Digital Converter Based on Integer Division
This subrange ADC does not require intermediate track and hold circuits and DACs. .... It consists of a modulo- 16 divider at the input, a differential 4-LSB Flash ADC that … by the residue of the divider and a thermometer to binary encoder that is connected … producing he most significant bits of the input signal.
-
A leakage-suppression technique for phase-locked systems in 65nm CMOS
The PLL is composed of a PFD, a CP, a 2nd -order loop filter, a VCO with seven binary control bits , and a frequency divider , and the leakage suppression circuit . .... 128 bands and the divider has a division ratio that can be programmed from 16 to 63.
-
Instrumentation for time-resolved measurement of ultrasound velocity deviation
It is made up of the divider , the gate, the control circuits , the binary counters, and the latches. .... The counter output is a 16 - bit word which equals the number of clock pulses in one input period.
-
Extreme Low-Power Mixed Signal IC Design
Encoder bit synchronization, 206–207 bubble correction, 207 circuit implementation, 208–209 cyclical code- binary code conversion, 207–208 simulation and experimental results, 209–210 topology, 206 Energy-delay … CMOS logic circuits, 120–121 inversion coefficients, compound logic style, 124–125 I–V characteristics, 16 –17 SCL circuit topology … time and technology nodes, 191 Footprint topology, 104–105 Fowler–Nordheim (FN) tunneling, 31 Frequency divider and ring oscillator…
-
Design and Implementation of Fully-Integrated Inductive DC-DC Converters in Standard CMOS
Fig. 5.31 The circuit of a 4- bit binary Digital to Analog Converter (DAC), using binary weighted current sources. .... The ÷ 16 clock divider is implemented as a cascade of four D-flipflops.
-
Bases of the control technique
…BCD code 9 binary-code 9 Binary addition 7 Binary coding 8, 9 binary system algebra Boolean to 2 bits 129 11, 12, 13 … 9 The relay 135 16 , 17, 19 decoders 38 … 35 flanks 96 frequency divider 99 function diagram 86 … pseudotetrads 9 pulsing generators 103 R-dominant 90, 91, 172 code 9 relay circuit 144 RS-FF…