VHDL 16 Bit Shift Registers

Products & Services

See also: Categories | Featured Products | More Information

Find Suppliers by Category Top


More Information Top

Lock Indicates content that may require registration and/or purchase. Powered by IHS Goldfire

  • Hardware Implementation of a Bio-plausible Neuron Model for Evolution and Growth of Spiking Neural Networks on FPGA
    With efficient use of the 32-bit shift registers in Virtex-5 FPGA, a random small-world network of 161 16 - bit neurons with 20 inputs, 20 outputs and … … and synthesized for a XC5VLX50T chip using VHDL and Xilinx ISE tools …
  • Digital design of DS-CDMA transmitter using VHDL and FPGA
    VHDL AND FPGA COMPILER II The VHDL source code files were already created and saved in the … These files were for the PN code generator, parity check (including control block, multiplexer, 16 - bit shift register , parity bit and 1-bit shift register), oscillator and BPSK modulator.
  • Adaptable digital delta-sigma modulator for multiband frequency synthesizer
    The appropriate value for each feedback path is specified in the VHDL code and the value is … Finally, the dither signal sign bit is generated using a single 16 -bit linear feedback shift register (LFSR).
  • Experimental and simulated generation of bandlimited noise for communication system bit error rate evaluation
    … on a Digilent XC2-XL development board using a Xilinx XCC256 CPLD with VHDL design and synthesis. The unit uses a 16 bit linear feedback shift register to generate a pseudorandom 216 −1 data bit stream.
  • New DSPs for next generation mobile communications
    The new UMTS-specific datapath has been described in VHDL , simulated and synthesized with standard-cell libraries. It contains a modified 40- bit ALU, a PN-code generator (basically a 18-bit shift register with set/hold functions) and a few additional multiplexers for data … … de)compression, i.e. a complex value consisting of two 16 -bit parts will be …
  • Rapid Prototyping of Digital Systems
    The second example is a 16 - bit ALU. Both VHDL and Verilog synthesis models are shown in Figure E.2. The output of the ALU feeds into a shift register and is then held in a register.
  • Harnessing VLSI System Design with EDA Tools
    With reference to the VHDL listing of the process as soon as, the count value reaches 16 , the first bit of conversion is provided to DAC input from the FPGAs’ output signal. On arrival of the first positive edge of the CLKin, this bit will be entered in the internal shift register of DAC.
  • High-speed HEC algorithm for ATM
    In this paper, a high-speed HEC(Header Error Control) algorithm for the 16 - bit mode of ATM(Asynchron0us Transfer Mode) interface system is presented. Thanks to using the property of the Galois field and the parallelism of the linear feedback shift register , this algorithm is very efficient and simple in accomplishing the more than 622Mbps of cell transmission. Through implementing in VHDL (Very-high-speed-integrated-circuit .
  • Product select multiplier
    The lower two bits of the partial product are routed to the shift register while the upper bits are sign extended and latched, The Same counter can be used to time the cycleand issue a done signal. In order to test performanceof these multipliers, Viewlogic VHDL was used to implement 16 bit Radix 2, Radix 4, Radix 8, Radix 16, and Radix 32 Booth multipliers.
  • Hardware implementation of Grain-128, Mickey-128, Decim-128 and Trivium
    Bulens, Kalach, Standaert and Quisquater in [ 16 ], developed a VHDL implementation of Grain-128, Mickey-128 and Trivium, among others, on a Xilinx FPGA development platform and a Virtex-II XC2V6000-4ff1152 device. They optimized the designs using specific logic elements and arrangements of 16- bit shift registers .