[1] Paterson, W. L., "Multiplication and logarithmic conversion by operational amplifier-transistor circuits", Rev. Sci. Instr., Vol. 34, pp. 1311 1316, 1963.

[2] Bruggeman, H., "Feedback stabilized four-quadrant analog multiplier", IEEE JSSC, Vol. SC-5, pp. 150 159, 1970.

[3] Sansen, W.M.C., Meyer, R.G., "Distortion in bipolar transistor variable-gain amplifiers", IEEE JSSC, Vol. SC-8, pp. 275 282, 1973.

[4] Traa, E., "An integrated function generator with two-dimensional electronic programming capability", IEEE JSSC, Vol. SC-10, pp. 458 463, 1975.

[5] Ashok, S., "Translinear root-difference-of-squares circuit", Electron. Lett., Vol. 12, pp. 194 195, 1976.

[6] Hamilton, D.J., Finch, K.B., "A single-ended current gain cell with AGC, low offset voltage, and large dynamic range", IEEE JSSC, Vol. SC-12, pp. 322 323, 1977.

[7] Vittoz, E., Fellrath, J., "CMOS analog integrated circuits based on weak inversion operation", IEEE JSSC, Vol. SC-12, pp. 224 231, 1977.

[8] Bahnas, Y. Z., Bloodworth, G.G., Brunnschweiler, A., "The noise properties of the linearized transconductance multiplier", IEEE JSSC, Vol. SC-12, pp. 580 584, 1977.

[9] Huijsing, J.H., Lucas, P., de Bruin, B., "Monolithic analog multiplier-divider", IEEE JSSC, Vol. SC-17, pp. 9 15, 1982.

[10] Seevinck, E., Wassenaar, R.F., Wong, C.K., "A wideband technique for vector summation and rms-dc conversion", IEEE JSSC, Vol. SC-19, pp. 311 318, 1984.