S. G. Abraham, R. A. Sugumar, D. Windheiser, B. R. Rau, and R. Gupta. 1993. "Predictability of load/store instruction latencies." In Proc. 26th Ann. Int. Symp. on Microarchitecture (MICRO 1993), pp. 139 152, Austin, TX, December 1993.

M. Accetta, R. Baron, W. Bolosky, D. Golub, R. Rashid, A. Tevanian, and M. Young. 1986. "Mach: A new kernel foundation for UNIX development." In USENIX Technical Conference Proceedings, 1986.

M. Adiletta, M. Rosenbluth, D. Bernstein, G. Wolrich, and H. Wilkinson. 2002. "The next generation of Intel IXP Network processors." Intel Technol. J., 6( 3), Aug. 2002. http://developer.intel.com/technology/itj/2002/volume06issue03/.

S. V. Adve, A. L. Cox, S. Dwarkadas, R. Rajamony, and W. Zwaenepoel. 1996. "A comparison of entry consistency and lazy release consistency implementations." In Proc. Second High Performance Computer Architecture Symp. (HPCA 2), pp. 26-37, San Jose, CA, February 1996.

A. Agarwal, J. Hennessy, and M. Horowitz. 1989. "An analytical cache model." ACM Trans. Comput. Syst., 7( 2), 184 215, May 1989.

A. Agarwal et al. 2003. "A single-Vt low-leakage gated-ground cache for deep submicron." IEEE J. Solid-State Circuits, 38( 2), 319 328, Feb. 2003.

A. V. Aho, R. Sethi, and J. D. Ullman. 1988. Compilers: Principles, Techniques, and Tools. Addison-Wesley, Reading, MA, 1988.

A. Aiken and A. Nicolau. 1988. "A...