-
Supplier: Lansdale Semiconductor, Inc.
Description: The 5400/7400 series of transistor-transisto r logic is a medium-speed, high-noise-immunity family of saturating integrated logic circuits designed for general digital logic applications requiring clock frequencies to 30MHz and switching speeds in the 12-15 ns range under moderate capacitive
- IC Package Type: DIP, Other
- Latch Type: S-R
- Logic Family: Transistor-Transistor Logic (TTL)
- Number of Bits: 1
-
Supplier: Lansdale Semiconductor, Inc.
Description: The 5400/7400 series of transistor-transisto r logic consists of medium speed TTL integrated circuits. This high noise immunity family was designed for general digital logic applications requiring clock frequencies to 30MHz and switching speeds in the 12-15 ns range under moderate
- IC Package Type: DIP, Other
- Latch Type: S-R
- Logic Family: Transistor-Transistor Logic (TTL)
- Number of Bits: 1
-
Supplier: Lingto Electronic Limited
Description: R-S LATCH, 4-FUNC, TTL
-
-
Supplier: Lingto Electronic Limited
Description: R-S LATCH, TTL/H/L SERIES
-
Supplier: Lingto Electronic Limited
Description: R-S LATCH 1-BIT, TTL
-
Description: R-S LATCH 1-BIT, TTL
- Supply Voltage: Other
-
Supplier: Lingto Electronic Limited
Description: R-S LATCH 1-BIT, TTL
-
Supplier: Acme Chip Technology Co., Limited
Description: R-S LATCH, 4-FUNC, TTL
- Supply Voltage: Other
-
Supplier: Acme Chip Technology Co., Limited
Description: R-S LATCH, TTL/H/L SERIES
- Supply Voltage: Other
-
Supplier: Acme Chip Technology Co., Limited
Description: R-S LATCH 1-BIT, TTL
- Supply Voltage: Other
-
Supplier: Acme Chip Technology Co., Limited
Description: R-S LATCH 1-BIT, TTL
- Supply Voltage: Other
-
Supplier: Lansdale Semiconductor, Inc.
Description: The 54S00/74S00 series of product is fabricated with a non-saturating Schottky clamped transistor technique. This family of TTL product consists of very high performance and high power devices.
- IC Package Type: DIP
- Latch Type: D
- Logic Family: Transistor-Transistor Logic (TTL)
- Number of Bits: 1
-
Supplier: Accuris
Description: MICROCIRCUIT, DIGITAL, RADIATION HARDENED, ADVANCED CMOS, QUADRUPLE S-R LATCH, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON
-
Supplier: RS Components, Ltd.
Description: Texas Instruments range of Flip-Flops and Latches from the 74LS Family of Low Power Schottky Logic ICs. The 74LS Family use bipolar junction technology coupled with Schottky diode clamps to achieve operating speeds equal to the original 74TTL family but with much lower power
- IC Package Type: PDIP
- Latch Type: S-R, Transparent D
- Logic Family: Transistor-Transistor Logic (TTL)
- Pin Count: 16
-
Supplier: RS Components, Ltd.
Description: Texas Instruments range of Flip-Flops and Latches from the 74LS Family of Low Power Schottky Logic ICs. The 74LS Family use bipolar junction technology coupled with Schottky diode clamps to achieve operating speeds equal to the original 74TTL family but with much lower power
- IC Package Type: Other
- Latch Type: S-R, Transparent D
- Logic Family: Transistor-Transistor Logic (TTL)
- Pin Count: 16
-
Supplier: RS Components, Ltd.
Description: Texas Instruments range of Flip-Flops and Latches from the 74LS Family of Low Power Schottky Logic ICs. The 74LS Family use bipolar junction technology coupled with Schottky diode clamps to achieve operating speeds equal to the original 74TTL family but with much lower power
- IC Package Type: PDIP
- Latch Type: S-R, Transparent D
- Logic Family: Transistor-Transistor Logic (TTL)
- Pin Count: 16
-
Supplier: RS Components, Ltd.
Description: Texas Instruments range of Flip-Flops and Latches from the 74LS Family of Low Power Schottky Logic ICs. The 74LS Family use bipolar junction technology coupled with Schottky diode clamps to achieve operating speeds equal to the original 74TTL family but with much lower power
- IC Package Type: PDIP
- Latch Type: S-R, Transparent D
- Logic Family: Transistor-Transistor Logic (TTL)
- Pin Count: 16
-
Supplier: Rochester Electronics
Description: R-S Latch, 4-Func, 1-Bit, TTL, CDIP16
- IC Package Type: DIP, Other
- Logic Family: Transistor-Transistor Logic (TTL)
-
Supplier: Rochester Electronics
Description: R-S Latch, LS Series, 4-Func, Low Level Triggered, 2-Bit, True Output, TTL, CDFP16
- IC Package Type: Other
- Logic Family: Transistor-Transistor Logic (TTL)
-
Supplier: Rochester Electronics
Description: R-S Latch, LS Series, 4-Func, Low Level Triggered, 2-Bit, True Output, TTL, CDFP16
- IC Package Type: Other
- Logic Family: Transistor-Transistor Logic (TTL)
-
Supplier: Rochester Electronics
Description: R-S Latch, LS Series, 4-Func, Low Level Triggered, 2-Bit, True Output, TTL, PDSO16
- IC Package Type: SOP, Other
- Logic Family: Transistor-Transistor Logic (TTL)
-
Supplier: Nexperia B.V.
Description: .0 to 6.0 V CMOS low power dissipation High noise immunity Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Input levels: For 74HC153-Q100: CMOS level For 74HCT153-Q100: TTL level Non-inverting outputs
- ESD Protection: Yes
- IC Package Type: Other
- Logic Family: Transistor-Transistor Logic (TTL), Other
- Operating Temperature: -40 to 125 C
-
Supplier: Nexperia B.V.
Description: .0 to 6.0 V CMOS low power dissipation High noise immunity Latch-up performance exceeds 100 mA per JESD 78 Class II Level B Input levels: For 74HC153-Q100: CMOS level For 74HCT153-Q100: TTL level Non-inverting outputs
- ESD Protection: Yes
- IC Package Type: Other
- Logic Family: Transistor-Transistor Logic (TTL), Other
- Operating Temperature: -40 to 125 C
-
Supplier: Richardson RFPD
Description: .Analog Devices' advanced oxide-based, silicon-gate, CMOS process allows the DAC-8426's analog and digital circuitry to be manufactured on the same chip. This, coupled with Analog Devices' highly stable thin-film R-2R resistor ladder, aids in matching and temperature tracking
- Resolution: 8 bits
-
Supplier: Richardson RFPD
Description: /DAC B. Also, the DAC's double-buffered digital inputs will allow both DACs to be updated simultaneously.DAC82 22's monolithic construction offers excellent DAC-to-DAC matching and tracking over the full operating temperature range. The chip consists of two thin-film R-2R
- Resolution: 8 bits
-
Supplier: ValueTronics International, Inc.
Description: (H): >2.4V @ Iout = 1mA V OUT(H)MAX.: <42V with external open drain pull-up Write Speed: 50/s General 20 Channels: 20 channels of 2-pole relay input. All channels configurable to 4-pole. Relay Type: Latching electromechanical
-
Supplier: ValueTronics International, Inc.
Description: (H): >2.4V @ Iout = 1mA V OUT(H)MAX.: <42V with external open drain pull-up Write Speed: 50/s General 20 Channels: 20 channels of 2-pole relay input. All channels configurable to 4-pole. Relay Type: Latching electromechanical Actuation
-
Supplier: OMEGA Engineering, Inc.
Description: minimum and maximum dial settings, and unit and decimal measurement choices. Specifications General Input Channels: 1 Input Types: Digital serial ASCII, TTL level, 9600 bps Frequency Range: 0.5 to 1500 Hz Accuracy: 0.5% of
- Display: Digital Display
- Electrical Output: Analog Current
- Front Panel Interface: Digital Front Panel
- Interface Options: Serial / Digital
Find Suppliers by Category Top
Featured Products Top
-
outputs may be inhibited with a TTL level. SPECIFICATIONS INPUT Voltage: 90-132 VAC, 49-61 Hz, single phase. Startup Time: 400 mS maximum (250 mS typical). Undervoltage: An input of less than 90 VAC (180 VAC with "-230" option) will not damage (read more)
Browse Power Supplies Datasheets for Acopian Power Supplies
More Information Top
-
A, UT54ACTS5
Quadruple S - R latch . TTL compatible I/O level.
-
A digital trigger delay unit for use in variable-path-length ultrasonic measurements
The incoming trigger signal is made TTL compatible by a diode clamp and buffer circuit at the … An S - R latch (4SN74279) with inverters is used as an S-R flip-flop to hold counter B reset.
-
A VLSI-based biological interface for prosthetic devices
This gate interprets the TTL pulses emerging from the reuromime, and uses them to clock a four … Composed of four master- zlave S - R latches , the circuit can excite the \bindings of the stepper motor in both forward 2nd reverse directions .
-
A VLSI-based biological interface for extracellular potentials
Organized as shown in figure 3, the gate interprets the TTL pulses emerging from the Neuromime, and … Composed of four master-slave S - R latches , the circuit can excite the windings of the stepper motor in both forward and reverse directions at a pace with the Neuromime output.
-
Bases of the control technique
… 99 function diagram 86 function equation 11 FUP 130 gate 10, 13 Mutual locking 154, 162 Clocked … … with 0 and 1 16 oscillator 101 Pneumatic control 173 Pneumatic energy flow 173 positives logic 11 program 128 program 134 programming apparatus 130 Propagation time 143 Prozessgeführte sequence control 109 pseudotetrads 9 pulsing generators 103 R-dominant 90, 91, 172 code … Break contact 137, 141 S -command 114 switching algebra 11, 13 switching conditions 140 switches 11 switching networks 86, 7 rear … … control 134 clock signal 101 Transition 108 the 128, 134 Forbidden zone 11 delay element Verbindungsprogrammiert TTL circuits 10 transition function …
-
Over the Xanthom, in particular Histiologie of which and Histiogenese
I believe, the young Xanthomzelle enthhlt yon of track pathological to beginning ihre.r on Fe.ttl , e) is. s now, that sis.dasselbe, of its e.ige.nen protoplasm in succession. e.ine.r it of de.m Embryonalle.ben immane … In the large number yon traps which it saw batten always already minimum atoms the cbarakteristische citronengelbe …
-
A TTL programmable logic array and its applications
The design in Fig. 1uses several TTL devices SN 7400,7410,7486, and 74175. 4-bit latch 74175 is featured with docked enable (stroke) and the direct dear control. These features greatly facilitate the addressingand programmingschemesto be d e s c r i i below.
-
A comparative study of noise properties of Si IMPATT diodes operating at 80 GHz
The design in Fig. 1uses several TTL devices SN 7400,7410,7486, and 74175. 4-bit latch 74175 is featured with docked enable (stroke) and the direct dear control. These features greatly facilitate the addressingand programmingschemesto be d e s c r i i below.
-
Measured Flip-Flop Responses to Marginal Triggering
4) Custom NMOS S R type flip-flop using a 5 ,um feature size, polysilicon gate process [9]. . a mean circuit in a batch of 10 7475 TTL latches , and from five different vendors" [8].
-
A 12-bit successive-approximation-type ADC with digital error correction
outputs are TTL /CMOS compatible. The 14-bit shift register, logic gating, correction logic, latches , and up/down counter form the Smart SAR … This reset sets the MSB of the 14-bit shift register to logic ONE and the rest of the bits to S - R ,%UP/LIOWN COUNTER .
Indicates content that may require registration and/or purchase.