-
Supplier: ERSAELECTRONICS PTE. LTD.
Description: comparing datasheets, replacement parts, BOM lines, package options, lifecycle status, and procurement availability. Key searchable attributes include DIP. Search-friendly keywords include FPGA, programmable logic, real-time signal processing, industrial automation, DIP,
- Features: CPLD
- Memory Support: Other
-
Supplier: Win Source Electronics
Description: Win Source Part Number: 978358-SLG46826V-DIP Category: Development Boards, Kits, Programmers>Evaluation Boards - Embedded - Complex Logic (FPGA, CPLD) Series: GreenPAK™ Type: CPLD Package: Bulk For Use With/Related Products: SLG46826 Standard Package: 1 Contents:
- Features: CPLD, FPGA
-
Supplier: ERSAELECTRONICS PTE. LTD.
Description: IC CPLD 7NS 20DIP Product overview: ISPGDS14-7P from Lattice Semiconductor is a CPLD Programmable Logic Device for real-time signal processing, programmable logic, communications, industrial automation, and custom hardware acceleration. It is useful for engineers and buyers comparing
- Operating Temperature: 0 C
- User I/Os: 22 pins
- Features: CPLD
- Memory Support: Other
-
-
Supplier: ERSAELECTRONICS PTE. LTD.
Description: lines, package options, lifecycle status, and procurement availability. Key searchable attributes include 5.25V. Search-friendly keywords include Cpld, CPLDs, electronic component, datasheet, replacement part, 5.25V. This listing supports clearer product discovery for
- Macrocells: 8
- Operating Temperature: 0 C
- Internal Frequency: 62.5 MHz
- User I/Os: 8 pins
-
Supplier: Win Source Electronics
Description: tpd(1) Max: 20 ns Voltage Supply - Internal: 4.75V ~ 5.25V Number of Macrocells: 24 Supplier Device Package: 40-PDIP Temperature Range - Operating: 0°C ~ 70°C Case / Package: 40-DIP (0.600", 15.24mm) ECCN: EAR99 Fake Threat In the Open Market: 71 MSL Level: 1 (Unlimited) REACH
- Macrocells: 24
- Operating Temperature: 0 to 70 C
- Features: CPLD
- Memory Support: Other
-
Supplier: Electro Standards Laboratories
Description: Device). The CPLD is in a 208-pin PQFP package with a standard 10-pin JTAG interface port. The CPLD has 10,000 usable gates, 512 macrocells, 32 logic array blocks and 172 user I/O pins. The CPLD is factory programmed with standard motor control firmware. This firmware can
- Number of Axes / Motors: 15
- Supply Voltage (DC): 5 volts
- Operating Temperature: 0 to 70 C
- Features: Auxiliary I/O, Brake Output
-
Supplier: Win Source Electronics
Description: Manufacturer: Microchip Technology Win Source Part Number: 862320-ATF2500C-20PI Series: ATF2500C(L) Operating Temperature Range: -40°C ~ 85°C (TA) Package: Tube Package: 40-DIP (0.600", 15.24mm) Mounting: Through Hole Number of I/O: 24 Part Status: Obsolete Family Name: ATF2500
- Operating Temperature: -40 to 85 C
- Features: CPLD
- Memory Support: Other
- Package Type: PDIP
-
Supplier: Win Source Electronics
Description: Manufacturer: Microchip Technology Win Source Part Number: 862323-ATF750C-10PU Series: ATF750C(L) Operating Temperature Range: -40°C ~ 85°C (TA) Package: Tube Package: 24-DIP (0.300", 7.62mm) Mounting: Through Hole Number of I/O: 10 Family Name: ATF750 Categories: Integrated
- Operating Temperature: -40 to 85 C
- Features: CPLD
- Memory Support: Other
- Package Type: PDIP
-
Supplier: ERSAELECTRONICS PTE. LTD.
Description: useful for engineers and buyers comparing datasheets, replacement parts, BOM lines, package options, lifecycle status, and procurement availability. Key searchable attributes include DIP. Search-friendly keywords include FPGA, programmable logic, real-time signal processing, industrial
- Operating Temperature: 0 C
- Internal Frequency: 37 MHz
- Features: FPGA, Other
Find Suppliers by Category Top
More Information Top
Indicates content that may require registration and/or purchase.
-
Design tips and experiences in using reconfigurable FLEX devices
Its worth mentioning that many of the smaller PLD devices were DIP type and now the newer FPGAs s and CPLDs often come in surface mount packages only.
-
Evaluation of high performance data acquisition boards for simultaneous sampling of fast signals from PET detectors
The CPLD circuit can be set to a defined Tc using a dual in-line package ( DIP ) switch (8 bit) giving .
-
Broadband fiber access: A fiber‐to‐the‐customer access architecture
… access B-ISDN—broadband ISDN brouter—bridging router CAD—computer-aided design CBRC—credit-based rate control CCB—controller conveyer belt CEV—controlled environment vault CO—central office CPE—customer premises equipment CPLD —complex programmable logic device … … digital multiplexer line DEMUX—demultiplexer DIP —dual in-line package DLC—digital loop carrier DRAM—dynamic …
-
http://dspace.mit.edu/bitstream/handle/1721.1/86762/49337673-MIT.pdf?sequence=2
It is the fastest SRAM available in the DIP package with access times in the order of 15ns. … the pin limitations of the prototyping environment, only 11 bits of the Singen CPLD are used to …
-
CPLD-oriented design projects for the first course in digital systems
They programmed a second Altera CPLD (type MAX7064) as a buffer to drive the LED monitors. The MAX9320 and MAX7064 devices, both contained in 84-pin PLCC packages , were interfaced to a standard breadboard using convenient PLCC-to- DIP adapters, producing a clean circuit layout.
-
Page 4. Semiconductor parts with 250 in root number
ATF2500C- DIP 2500 gate, 24 Macrocells, 48 Registers, Standard power, Vcc-5 V, Green package , CPLD .
-
http://dspace.mit.edu/bitstream/handle/1721.1/49431/6-111Spring2004/NR/rdonlyres/Electrical-Engineering-and-Computer-Science/6-111Spring2004/27A75A00-023F-4955...
Click on the button just to the left of CPLD and then click on c22v10. Select a package of PALCE22V10-5PC. Anything with a P after the hyphen specifies a dip package which is what you want for …
-
Theory of Digital Automata
… electronic events, such as pulses by progressing through a sequence of binary states CPLD A complex programmable … … conversion The process of converting a sequence of digi- tal codes to an analog form Digital-to-analog converter (DAC) A device in which information in digital form is converted to analog form DIP Dual in-line package ; a type of IC …
-
High-resolution (20 cycles/mm) digital x-ray mammography using amorphous selenium directly coupled to CCD readout devices
The other “selenium” devices were first coated with a 200 µm a-Se layer (see Section3.3) and a thin platinum bias electrode before being mounted and wirebonded into the DIP package . The CCD devices were evaluated using a custom clocking circuit which utilized CPLDs (complex programmable logic devices …
-
Enhancing the freshman and sophomore ECE student experience using a platform for learning/spl trade/
The programming hardware and the cPLD are on one board with the input and output hardware on … Dual inline package ( DIP )-style switches, momentary contact switches, dis- crete light-emitting diodes (LEDs), and a two-digit seven-seg- ment display are incorporated onto the boards.