Design and Development of Medical Electronic Instrumentation

Chapter 4 - Electromagnetic Compatibility And Medical Devices: Parallel Path Skew and Track Length Equalization

Parallel Path Skew and Track Length Equalization

Parallel transmission over data and address buses requires that all signals arrive at their
destination concurrently. Often, however, pulses sent down parallel paths do not arrive at
the same time because of differences in the length of these paths. As shown in Figure 4.39,


Figure 4.38 Transmission line termination techniques: (a) series termination; (b) parallel termination; (c) Thévenin termination; (d) ac termination.


Figure 4.39 Unequal lengths of PCB track on a parallel bus will cause skew between the pulse streams, leading to reception errors.


the skew induced in bit sequences sent along parallel paths of different lengths can cause
errors in the communication between circuits, especially when transmitter and receiver circuits
are placed in different boards interconnected through backplanes or ribbon cables.
The obvious solution is to keep parallel paths as short as possible and ensure equal PCB
track lengths for all parallel paths.

Skew also deserves very serious consideration in the design of high-speed microprocessor
clock distribution networks. In general, all logic computation during a single
clock cycle has to be performed within the very short time left over by the delays suffered
by logic signals during that clock period: path delays, setup and latchup times, logic gate
propagation delays, and skew. As clock frequencies increase, the time left over for logical
computation decreases, up to the point that skew often causes system failures due to
incomplete processing during a clock cycle.

For this reason, PCB tracks that distribute the clock must be tuned so that the delay
from the clock driver to each load is the same. Whenever possible, the loading on each
track carrying the clock should be the same, and in this case skew is minimized by making
all tracks the same length. For unbalanced loads, delay times can be tuned through RC
terminations or by careful adjustment of the track lengths.

UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Category: Amplifier and Comparator Chips
Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.