Digital Systems Design with FPGAs and CPLDs

Newnes is an imprint of Elsevier
30 Corporate Drive, Suite 400, Burlington, MA 01803, USA
Linacre House, Jordan Hill, Oxford OX2 8DP, UK
2008 Elsevier Ltd.
All right reserved.
Material in Chapter 6 is reprinted, with permission, from IEEE Std 1076-2002 for VHDL Language Reference Manual, by IEEE. The IEEE disclaims any responsibility or liability resulting from placement and use in the manner described.
MATLAB and Simulink are trademarks of The MathWorks, Inc. and are used with permission. The MathWorks does not warrant the accuracy of the text or exercises in this book. This book's use or discussion of MATLAB and Simulink software or related products does not constitute endorsement or sponsorship by The MathWorks of a particular pedagogical approach or particular use of the MATLAB and Simulink software.
Figures based on or adapted from figures and text owned by Xilinx, Inc., courtesy of Xilinx, Inc. Copyright Xilinx, Inc., 1995-2005. All rights reserved.
Microsoft product screen shot(s) reprinted with permission from Microsoft Corporation.
No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher.
Permissions may be sought directly from Elsevier's Science & Technology Rights Department in Oxford, UK: phone: (+44) 1865 843830, fax: (+44) 1865 853333, E-mail: permissions@elsevier.com. You may also complete your request online via the Elsevier homepage (http://elsevier.com), by selecting "Support & Contact" then "Copyright and Permission" and...