The use of FPGAs in many applications is rapidly increasing. With the attributes of reconfigurability and design-to-working part times much faster than those of ASICs, FPGAs offer avionics engineers advantages not available in mask-programmable silicon platforms. However, SRAM-based FPGAs are susceptible to particle-induced SEUs, which make their deployment in avionics problematic. The solution to this dilemma lies in the use of both FPGAs and a structured ASIC for complete system development, with a clear migration path using a single tool flow and suite. Using an FPGA to validate an initial design and then migrating from the FPGA to a structured ASIC reduces cost, power, and system susceptibility to SEUs.
Migrating FPGAs to structured ASICs in avionics to reduce SEU susceptibility
From DSP-FPGA.com
The use of FPGAs in many applications is rapidly increasing. With the attributes of reconfigurability and design-to-working part times much faster than those of ASICs, FPGAs offer avionics engineers advantages not available in mask-programmable silicon platforms. However, SRAM-based FPGAs are susceptible to particle-induced SEUs, which make their deployment in avionics problematic. The solution to this dilemma lies in the use of both FPGAs and a structured ASIC for complete system development, with a clear migration path using a single tool flow and suite. Using an FPGA to validate an initial design and then migrating from the FPGA to a structured ASIC reduces cost, power, and system susceptibility to SEUs.
Products & Services
Product Announcements
|
|
||||||
|
Topics of Interest
The use of FPGAs in many applications is rapidly increasing. With the attributes of reconfigurability and design-to-working part times much faster than those of ASICs, FPGAs offer avionics engineers...
Field Programmable Gate Arrays are given this name because they are structured very much like a gate array ASIC. Like an ASIC, the FPGA consists of a regular array of logic, an architecture that lends...
Heard on the Beat (Sept. 7) Heard on the Beat (Sept. 7) Consumer PC shipments expected to fall 9.6% this year Consumer PC shipments are now expected to decline 9.6% worldwide in 2001 versus a previous...
Figure 2.1 shows the design methodology flow for implementation of an ASIC design. Sections 3.4 to 3.12 in Chapter 3 describe the steps involved in synthesis to tapeout of an ASIC design. There is...
Bob Zeidman Field-programmable gate arrays are given this name because they are structured very much like a gate array ASIC. Like an ASIC, the FPGA consists of a regular array of logic, an...
TABLE OF CONTENTS