-
Serdes - LMH0031 Digital Video Deserializer/Descrambler w/ Video & Ancillary Data FIFOs -- LMH0031VSSupplier: Texas Instruments
Description: Digital Video Deserializer/Descram bler w/ Video & Ancillary Data FIFOs 64-TQFP 0 to 70
- IC Package Type: Other
- Logic Family: Other
- Operating Temperature: 0.0 to 70 C
- Supply Voltage: 3.3 V
-
Supplier: VAST STOCK CO., LIMITED
Description: Serializers & Deserializers - Serdes Digital Video Deserializer/Descram bler w/ Video & Ancillary Data FIFOs 64-TQFP 0 to 70
- Data Rate: 1.49E6 kbps
- IC Package Type: Other
- TJ: 0.0 to 70 C
-
Supplier: VAST STOCK CO., LIMITED
Description: Serializers & Deserializers - Serdes SMPTE 292M/259M Digital Video Serializer w/ Video & Ancillary Data FIFOs & Integrated Cable Driver 64-TQFP 0 to 70
- Data Rate: 1.49E6 kbps
- IC Package Type: Other
- TJ: 0.0 to 70 C
-
-
Supplier: Texas Instruments
Description: SMPTE 292M/259M Digital Video Serializer w/ Video & Ancillary Data FIFOs & Integrated Cable Driver 64-TQFP 0 to 70
- IC Package Type: Other
- Logic Family: Other
- Operating Temperature: 0.0 to 70 C
- Supply Voltage: 3.3 V
Find Suppliers by Category Top
More Information Top
Indicates content that may require registration and/or purchase.
-
Digital VLSI Design with Verilog
… Design Constraint format, 415 SDF file, 18 SDF summary, 407 SDF syntax, 406, 407 SDF, delay override, 406 SDF, in verilog flow, 405 SDF, net delays, 406 SDF, path delays, 406 SDF, use with simulator, 406 serdes FIFO , 68 serdes project block …
-
FEC-free 50 m 1.5 Gb/s plastic optical fibre link using CAP modulation for home networks
Quadrature Channel FIFO SERDES Data Buffer .
-
DAQ for Forward Silicon Tracker Upgrade for PHENIX
Takes BCO clock input and sends it to FPIX, Also generates the MCLK along with other clocks for FIFO / SERDES operations.
-
High-speed highly-flexible reconfigurable data acquisition system for astronomy
In the upper left are the Channel Link serdes chipsets and receiver link FIFO ’s.
-
The memory architecture design of FC-AE-1553 chip
As a whole, the block diagram of the chip includes PC interface, memory, the initialization controller, mode selection controller, controller of the protocol, sending controller, receiver controller, protocol conversion controller, FIFOs for clock isolation, and serdes are shown in Figure 1.
-
DFX of a 3rd Generation, 16-core/32-thread UltraSPARC- CMT Microprocessor
The non-determinism in the clock data recovery circuits in the receivers is handled by the serdes protocol, which involves a serdes training sequence that aligns an elastic FIFO in the receiver.
-
Prospects of CMOS technology for high-speed optical communication circuits
The retimed channels are then applied to first-in–first-out ( FIFO ) registers so as to absorb small errors between the clock frequencies on the framer and the serdes .
-
The Level-1 Trigger Muon Barrel System of the ATLAS experiment at CERN
The board also hosts one 32-bit 8k word deep FIFO , up to four Glink two-channel receivers (RX mezzanine), and one Serializer (TX SerDes ) that sends data via the RODbus backplane to the adjacent ROD [27] (see a photograph in figure …
-
Altera and Modelware to Launch Advanced Switching Solution at Intel Developer Forum
The core utilizes the Stratix GX device?fs 3.125-Gbps transceiver technology that integrates serializer/deserializer ( SERDES ), clock data recovery, 8B/10B encoding, and Tx/Rx first-in first-out ( FIFO ) buffers.
-
http://focus.ti.com/lit/ds/symlink/tlk3132.pdf
• Clear Latched Registers – Read 1 PHY_STATUS_1 to clear (per channel) – Read 18 PHY_RX_CTC_FIFO_STATUS to clear (per channel) – Read 19 PHY_TX_CTC_ FIFO _STATUS to clear (per channel) – … … clear (per channel) – Read 36891 SERDES _PLL_STATUS to clear • …