High Performance ASIC Design: Using Synthesizable Domino Logic in an ASIC Flow

References

1. D. Harris, Skew-Tolerant Circuit Design, Morgan Kaufmann Publishers, San Francisco, CA, 2001.

2. R. Puri, A. Bjorksten and T. E. Rosser, Logic optimization by output phase assignment in dynamic logic synthesis, IBM Research Report, RC 20533 Computer Science/Mathematics, August 1996.

3. M. Zhao and S. Sapatnekar, Dual-monotonic domino gate mapping and optimal output phase assignment of domino logic, IEEE International Symposium on Circuits and Systems, 2000.

UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Category: Field-Programmable Gate Arrays (FPGA)
Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.