Designing Digital Computer Systems with Verilog

Appendix A: The VeSPA Instruction Set Architecture (ISA)

The instruction set architecture (ISA) of the VeSPA ( Very Small Processor Architecture) defines the interface between the hardware designer and the assembly language programmer. It consists of all of the programmer accessible storage, plus all of the instructions.

A.1 Notational Conventions

The following notation is used in this appendix to describe the ISA.

  • #. This symbol is used to identify an immediate operand.

  • rdst. One of the general-purpose registers that will be used as the destination to store the result produced by an instruction.

  • rs1, rs2. One of the general-purpose registers that will be used as a source value in an operation.

  • rst. The register that will be written to memory in a store operation.

  • R[rx]. The contents of general-purpose register rx.

  • Mem[x]. The contents of memory location x.

  • immedX. An X-bit immediate value used as a literal.

  • LABEL. Used in the assembler to symbolically specify a memory location, that is, by name.

  • ;. Used in the assembler to mark the beginning of a comment.

  • sext(x). Sign-extend the value x by replicating the sign bit as many times as necessary to extend x to a 32-bit value.

  • setcc(x). Set the condition code bits according to the value x.

A.2 Storage Elements

The following storage elements are defined in the ISA...

UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Category: Digital Signal Processors (DSP)
Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.