VHDL: Programming By Example, Fourth Edition

Appendix A: Standard Logic Package

This is a copy of the IEEE 1164 standard logic package. It is used in all of the examples in the book and is listed here for reference.

<b class="bold">-- ----------------------------------------------------------------------------------</b><b class="bold">--</b><b class="bold">--   Title      :  std_logic_1164 multi-value logic system</b><b class="bold">--   Library    :  This package shall be compiled into a</b><b class="bold">--              :  library symbolically named IEEE.</b><b class="bold">--              :</b><b class="bold">--   Developers :  IEEE model standards group (par 1164)</b><b class="bold">--   Purpose    :  This package defines a standard for</b><b class="bold">--              :  designers to use in describing the</b><b class="bold">--              :  interconnection data types used in vhdl</b><b class="bold">--              :  modeling.</b><b class="bold">--              :</b><b class="bold">--   Limitation :  The logic system defined in this</b><b class="bold">--              :  package may be insufficient for</b><b class="bold">--              :  modeling...

UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Category: Biosensors and Microarrays
Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.