HDL Programming Fundamentals: VHDL and Verilog

In This Chapter
Understand the concept of synthesis.
Learn how to map behavioral statements into logical gates and components.
Learn how to verify your synthesis.
Review and understand the fundamentals of digital-logic design for digital systems, such as adders, multiplexers, decoders, comparators, encoders, latches, flip-flops, counters, and memory cells.
Understand the concept of sequential finite-state machines.
This chapter will discuss the fundamentals of synthesis. Synthesis converts HDL behavioral code into logical gates or components. These logical gates and components can be downloaded into an electronic chip.
Synthesis maps between the simulation (software) domain and the hardware domain.
In this chapter, synthesis can be viewed as reverse engineering. The user is provided with the behavioral code and is asked to develop the logic diagram.
Not all HDL statements can be mapped into the hardware domain. The hardware domain is limited to signals that can take zeros, ones, or that are left open. The hardware domain cannot differentiate, for example, between signals and variables, as does the simulation (software) domain.
To successfully synthesize behavior code into a certain electronic chip, the mapping has to conform to the requirements and constrains imposed by the electronic chip vendor.
Several synthesis packages are available on the market. These packages can take behavior code, map it, and produce a net list that is downloaded into the chip. In this chapter, we focus on learning how to synthesize the code manually, rather than on how to use the synthesizers.
Two...